High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression

In state-of-the-art multimedia compression standards, arithmetic coding is widely used as a powerful entropy compression method. In the MPEG-4 standard a specific 4-symbol, multiple-context arithmetic coder is used for wavelet based image compression. In this paper we present a first-of-a-kind architecture capable of processing close to 1 symbol per cycle, managing multiple context in a simple, yet cost-efficient manner. We explain the need for such an architecture, develop the algorithm and propose an efficient implementation. The characteristics of the architecture are detailed and a comparison with other alternatives is presented. This architecture has been synthesized achieving a maximum speed of 170 MHz, equivalent to 340 Mbits/s.

[1]  Jorma Rissanen,et al.  A multiplication-free multialphabet arithmetic code , 1989, IEEE Trans. Commun..

[2]  Patrick Schaumont,et al.  A programming environment for the design of complex high speed ASICs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  D. Huffman.  A Method for the Construction of Minimum-Redundancy Codes , 1952 .

[4]  Jeffrey Scott Vitter,et al.  Arithmetic coding for data compression , 1994 .

[5]  Pei-Chi Wu.  A byte-wise normalization method in arithmetic coding , 1999 .

[6]  J. Jiang.  Novel design of arithmetic coding for data compression , 1995 .

[7]  Jerome M. Shapiro,et al.  Embedded image coding using zerotrees of wavelet coefficients , 1993, IEEE Trans. Signal Process..

[8]  Gauthier Lafruit,et al.  A Scalable Architecture for MPEG-4 Wavelet Quantization , 1999, J. VLSI Signal Process..

[9]  Peter M. Fenwick,et al.  A new data structure for cumulative frequency tables , 1994, Softw. Pract. Exp..

[11]  Ian H. Witten,et al.  Arithmetic coding for data compression , 1987, CACM.

[12]  Glen G. Langdon,et al.  An Overview of the Basic Principles of the Q-Coder Adaptive Binary Arithmetic Coder , 1988, IBM J. Res. Dev..

[13]  J. D. Bruguera,et al.  A VLSI architecture for arithmetic coding of multilevel images , 1998 .

[14]  H. Printz,et al.  Multialphabet arithmetic coding at 16 MBytes/sec , 1993, [Proceedings] DCC `93: Data Compression Conference.

[15]  Nam Ling,et al.  Hardware module for an adaptive modeling unit of multi-symbol multiplication-free arithmetic encoder , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).