Reconfigurable Multi-Processor Network-on-Chip on FPGA

Dealing with real-time constraints is always a problem in a typical System-on-chip design. It is worsened in a multi-processor system connected via a network. FPGA prototyping is a quick way to do a real-time simulation of the system and identify the potential problems. In this paper we propose a reconfigurable MPNoC architecture in which both the network and the processing nodes are configured. The flow allows for each component to be tested separately prior to testing the entire design. This allows for quick design iterations of the system. An example design of such an architecture that has been mapped onto an FPGA is presented.

[1]  Ran Ginosar,et al.  Automatic hardware-efficient SoC integration by QoS network on chip , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..

[2]  Ahmed Amine Jerraya,et al.  Multi-processor SoC design methodology using a concept of two-layer hardware-dependent software , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Marin Hristov,et al.  Systematic design flow for fast hardware/software prototype generation from bus functional model for MPSoC , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[4]  Kees G. W. Goossens,et al.  An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Axel Jantsch,et al.  Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[7]  D. Andreasson,et al.  On improving best-effort throughput by better utilization of guaranteed throughput channels in an on-chip communication system , 2004, Proceedings Norchip Conference, 2004..