A new hybrid CSE technique for multiplier-less FIR filter

In two recent contributions, minimization of number of adders in realization of digital finite impulse response (FIR) filter has been discussed. The proposed method extends the concept of these techniques to further reduce the requirement of adders in FIR filter for different applications. This paper is based on merging of concepts involved in vertical and horizontal common sub-expression elimination (CSE) delineated for designing a filter that achieves adequate filter characteristics with minimum number of adders.

[1]  Yong Ching Lim,et al.  Optimization of Linear Phase FIR Filters in Dynamically Expanding Subexpression Space , 2010, Circuits Syst. Signal Process..

[2]  In-Cheol Park,et al.  FIR Filter Synthesis Based on Interleaved Processing of Coefficient Generation and Multiplier-Block Synthesis , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[4]  Ya Jun Yu,et al.  Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Indrajit Chakrabarti,et al.  An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Dong Shi,et al.  Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Markus Püschel,et al.  Multiplierless multiple constant multiplication , 2007, TALG.

[8]  Yu Pan,et al.  Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Shing-Tai Pan,et al.  A canonic-signed-digit coded genetic algorithm for designing finite impulse response digital filter , 2010, Digit. Signal Process..

[10]  Nicola Nicolici,et al.  Combined optimal and heuristic approaches for multiple constant multiplication , 2010, 2010 IEEE International Conference on Computer Design.

[11]  Yong Ching Lim,et al.  Design of Linear Phase FIR Filters in Subexpression Space Using Mixed Integer Linear Programming , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Girish Kumar Singh,et al.  Adjustable window based design of multiplier-less cosine modulated filter bank using swarm optimization algorithms , 2016 .

[13]  Chip-Hong Chang,et al.  Hypergraph Based Minimum Arborescence Algorithm for the Optimization and Reoptimization of Multiple Constant Multiplications , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  O. Gustafsson,et al.  Towards optimal multiple constant multiplication: A hypergraph approach , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[15]  A. Prasad Vinod,et al.  A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Anil Kumar,et al.  An Efficient Method for Designing Multiplier-Less Non-uniform Filter Bank Based on Hybrid Method Using CSE Technique , 2017, Circuits Syst. Signal Process..

[17]  Kok Lay Teo,et al.  A Discrete Filled Function Method for the Design of FIR Filters With Signed-Powers-of-Two Coefficients , 2008, IEEE Transactions on Signal Processing.

[18]  An-Yeu Wu,et al.  A design flow for multiplierless linear-phase FIR filters: from system specification to Verilog code , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[19]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[20]  R. M. Hewlitt,et al.  Canonical signed digit representation for FIR digital filters , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[21]  Levent Aksoy,et al.  Search algorithms for the multiple constant multiplications problem: Exact and approximate , 2010, Microprocess. Microsystems.

[22]  Chip-Hong Chang,et al.  Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Abhijit Chandra,et al.  A novel approach for coefficient quantization of low-pass finite impulse response filter using differential evolution algorithm , 2014, Signal Image Video Process..