论文信息 - High-Speed AES Encryptor With Efficient Merging Techniques

High-Speed AES Encryptor With Efficient Merging Techniques

This letter presents a new efficient architecture for high-speed advanced encryption standard (AES) encryptor. This technique is implemented using composite field arithmetic byte substitution, where higher efficiency is achieved by merging and location rearrangement of different operations required in the steps of encryption. The proposed architecture is presented with multistage subpipelined architecture that allows having higher efficiency in terms of (throughput/area) than any previous field-programmable gate array (FPGA) implementations.

[1] Keshab K. Parhi,et al. High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .

[3] Matti Tommiska,et al. A fully pipelined memoryless 17.8 Gbps AES-128 encryptor , 2003, FPGA '03.

[4] Kimmo Järvinen,et al. Comparative survey of high-performance cryptographic algorithm implementations on FPGAs , 2005 .

[5] Edwin NC Mui,et al. Practical Implementation of Rijndael S-Box Using Combinational Logic , 2007 .

[6] Ingrid Verbauwhede,et al. A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[7] Miguel A. Vega-Rodríguez,et al. A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[8] Alok N. Choudhary,et al. Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[9] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[10] Vijay Kumar,et al. Efficient Rijndael Encryption Implementation with Composite Field Arithmetic , 2001, CHES.