Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits

The adiabatic quantum-flux parametron (AQFP) is a promising energy-efficient superconducting technology.Before technology mapping, additional buffer and splitter cells need to be inserted into AQFP circuits to fulfill two special constraints: (1) Input signals to a logic gate need to arrive at the same time, thus shorter paths need to be delayed with buffers. (2) The output signal of a logic gate has to be actively branched with splitters if it drives multiple fanouts. Buffers and splitters largely increase the area and delay in AQFP circuits. Naïve buffer and splitter insertion and lightweight optimization using retiming techniques have been used in related works, and it is not clear how much space there is for further optimization. In this paper, we develop (a) a linear-time algorithm to insert buffers and splitters irredundantly, and (b) optimization methods by scheduling and by moving groups of gates, called chunks, together. Experimental results show a reduction of up to 39% on buffer and splitter cost. Moreover, as the technology is still developing and assumptions on the physical constraints are not clear yet, we also discuss the impacts of different assumptions with experimental results to motivate future research on AQFP register design.

[1]  Giovanni De Micheli,et al.  Majority-Inverter Graph: A New Paradigm for Logic Optimization , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Giovanni De Micheli,et al.  Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits , 2021, 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC).

[3]  Giovanni De Micheli,et al.  The EPFL Logic Synthesis Libraries , 2018, ArXiv.

[4]  Massoud Pedram,et al.  PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits , 2018, IEEE Transactions on Applied Superconductivity.

[5]  Naoki Takeuchi,et al.  Adiabatic quantum-flux-parametron cell library designed using a 10 kA cm−2 niobium fabrication process , 2017 .

[6]  S. Muroga,et al.  Theory of majority decision elements , 1961 .

[7]  Naoki Takeuchi,et al.  An adiabatic quantum flux parametron as an ultra-low-power logic device , 2013 .

[8]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[9]  Naoki Takeuchi,et al.  Adiabatic quantum-flux-parametron cell library adopting minimalist design , 2015 .

[10]  Yanzhi Wang,et al.  A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits , 2019, 2019 IEEE 37th International Conference on Computer Design (ICCD).

[11]  Naoki Takeuchi,et al.  Low-latency adiabatic superconductor logic using delay-line clocking , 2019, Applied Physics Letters.

[12]  Naoki Takeuchi,et al.  A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors , 2020, Superconductor Science and Technology.

[13]  Logic Synthesis of Sequential Logic Circuits for Adiabatic Quantum-Flux-Parametron Logic , 2021, IEEE Transactions on Applied Superconductivity.