Reconfigurable Networks on Chip: DRNoC architecture

To cover the complexity of future systems, where thousands and hundreds of heterogeneous cores have to be interconnected, new on-chip communication solutions are being searched. In this context, Networks on Chip (NoCs) have been studied as bus alternative. However, the inclusion of NoCs' broad design space increases even more the complexity of design flows. Additionally, today electronic industry demands drastic time to market reduction and improved device diversity. On the other side, reconfigurable devices have had an impressive evolution and now, they are complex heterogeneous platforms which include a broad variety of embedded cores. Furthermore, today it is possible to embed reconfigurable arrays in application-specific integrated circuits and thus create highly flexible systems. These tendencies provide support to the idea of reconfigurable on-chip communication, which can reduce the system design time and permit to adapt their characteristics to currently running applications. This paper overviews some reconfigurable NoCs' state of the art solutions and describes a reconfigurable on-chip communication approach, called DRNoC, which explores the highest possible flexibility and is not limited to NoCs. An important aspect considered in this paper is real implementations and therefore, all the solutions discussed along it, including DRNoC, have been validated on FPGAs. The paper also highlights some technology restrictions of currently available FPGA reconfiguration techniques that do not permit to test real-live examples on such systems.

[1]  Eduardo de la Torre,et al.  A Fast Emulation-Based NoC Prototyping Framework , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[2]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[3]  T. Riesgo,et al.  Virtual Architectures for partial runtime reconfigurable systems. Application to Network on Chip based SoC emulation , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[4]  Jürgen Teich,et al.  A Dynamic NoC Approach for Communication in Reconfigurable Devices , 2004, FPL.

[5]  Fernando Gehm Moraes,et al.  A NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems , 2007, ReCoSoC.

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[7]  Kees G. W. Goossens,et al.  Networks on silicon: blessing or nightmare? , 2002, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools.

[8]  Thilo Pionteck,et al.  A dynamically reconfigurable packet-switched network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[9]  Ali Afzali-Kusha,et al.  A new protocol stack model for network on chip , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[10]  Krishnan Srinivasan,et al.  Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms , 2007, 2007 Asia and South Pacific Design Automation Conference.

[11]  Manfred Glesner,et al.  A hierarchical generic approach for on-chip communication, testing and debugging of SoCs , 2003, VLSI-SOC.

[12]  Jürgen Teich,et al.  DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[13]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[14]  Diederik Verkest,et al.  Operating-system controlled network on chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Lars Braun,et al.  Run-time reconfigurable adaptive multilayer network-on-chip for FPGA-based systems , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[16]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[17]  K. Goossens,et al.  rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[18]  Rudy Lauwereins,et al.  Designing an operating system for a heterogeneous reconfigurable SoC , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[19]  Ali Ahmadinia,et al.  Dynamic interconnection of reconfigurable modules on reconfigurable devices , 2005, IEEE Design & Test of Computers.