A Mixed Method to Mitigate the TID Effects on 28nm FDSOI Transistors