A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology

[1]  Ebrahim Abiri,et al.  A robust and write bit-line free sub-threshold 12T-SRAM for ultra low power applications in 14 nm FinFET technology , 2021, Microelectron. J..

[2]  Shilpi Birla,et al.  A Comprehensive Analysis of Different SRAM Cell Topologies in 7-nm FinFET Technology , 2021, Silicon.

[3]  Morteza Gholipour,et al.  Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications , 2021, AEU - International Journal of Electronics and Communications.

[4]  Morteza Gholipour,et al.  Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design , 2021, Int. J. Circuit Theory Appl..

[5]  Morteza Gholipour,et al.  Half-select disturb-free single-ended 9-transistor SRAM cell with bit-interleaving scheme in TMDFET technology , 2021, Microelectron. J..

[6]  Morteza Gholipour,et al.  Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications , 2021, Int. J. Circuit Theory Appl..

[7]  Ashish Sachdeva,et al.  A Schmitt-trigger based low read power 12T SRAM cell , 2020, Analog Integrated Circuits and Signal Processing.

[8]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020 .

[9]  Seong-Ook Jung,et al.  One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Wing-Hung Ki,et al.  A highly stable reliable SRAM cell design for low power applications , 2020 .

[11]  Wing-Hung Ki,et al.  Characterization of Half-Select Free Write Assist 9T SRAM Cell , 2019, IEEE Transactions on Electron Devices.

[12]  Santosh Kumar Vishvakarma,et al.  An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network , 2019, Microelectron. J..

[13]  Xin Si,et al.  A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  M. H. Moaiyeri,et al.  A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology , 2019, Journal of Computational Electronics.

[15]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[16]  Aminul Islam,et al.  Design of differential TG based 8T SRAM cell for ultralow-power applications , 2018, Microsystem Technologies.

[17]  Shaahin Hessabi,et al.  A robust and low-power near-threshold SRAM in 10-nm FinFET technology , 2018 .

[18]  Mohd Hasan,et al.  Robust TFET SRAM cell for ultra-low power IoT application , 2017, 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[19]  Mohd. Hasan,et al.  Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[20]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[22]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[24]  Volkan Kursun,et al.  A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability , 2013, International Symposium on Quality Electronic Design (ISQED).

[25]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[26]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[28]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[30]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[31]  Mohammad Hossein Moaiyeri,et al.  Efficient and Robust SRAM Cell Design Based on Quantum-Dot Cellular Automata , 2018 .