Efficient capacitance extraction method for interconnects with dummy fills

The accuracy of parasitic extraction has become increasingly important for system-on-chip (SoC) designs. In this paper, we present a practical method of dealing with the influences of floating dummy metal fills, which are inserted to assist planarization by the chemical-mechanical polishing (CMP) process, in extracting interconnect capacitances. The method is based on reducing the thicknesses of dummy metal layers according to electrical field theory. We also clarify the influences of dummy metal fills on the parasitic capacitance, signal delay, and crosstalk noise. Moreover, we address that the existence of the interlayer dummy metal fills has more significant influences than the intralayer dummies in terms of the impact on coupling capacitances. When dummy metal fills are ignored, the error of capacitance extraction can be more than 30%, whereas the error of the proposed method is less than about 10% for many practical geometries. We also demonstrate, by comparison with capacitance results measured for a 90-nm test chip, that the error of the proposed method is less than 8%.

[1]  Jayanthi Pallinti,et al.  Electrical characterization of the copper CMP process and derivation of metal layout rules , 2003 .

[2]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[3]  J.C. Chen,et al.  An on-chip, attofarad interconnect charge-based capacitance measurement (CBCM) technique , 1996, International Electron Devices Meeting. Technical Digest.

[4]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[5]  Keun-Ho Lee,et al.  Analyzing the effects of floating dummy-fills: from feature scale analysis to full-chip RC extraction , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  Keun-Ho Lee,et al.  Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[7]  Keun-Ho Lee,et al.  An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[8]  Pirouz Bazargan-Sabet,et al.  Modeling crosstalk noise for deep submicron verification tools , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[9]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, DAC.

[10]  O. Cueto,et al.  An efficient algorithm for 3D interconnect capacitance extraction considering floating conductors , 2002, International Conferencre on Simulation of Semiconductor Processes and Devices.

[11]  Andrew B. Kahng,et al.  Filling algorithms and analyses for layout density control , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..