论文信息 - An open-loop full CMOS 103 MHz -61 dB THD S/H circuit

An open-loop full CMOS 103 MHz -61 dB THD S/H circuit

Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 /spl mu/m digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 V/sub p-p/ 10 MHz input signal was applied. This includes all parasitic loading and transient effects.

Khayrollah Hadidi | Takashi Matsumoto | Masahiro Sasaki | Daigo Muramatsu | Tadatoshi Watanabe

[1] Abdollah Khoei,et al. A highly linear cascode-driver CMOS source-follower buffer , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[2] Behzad Razavi. Design of a 100-MHz 10-mW 3-V sample-and-hold amplifier in digital bipolar technology , 1995 .

[3] Behzad Razavi,et al. Principles of Data Conversion System Design , 1994 .