Constructing Compact Tests for Functional Verification of VHDL Descriptions of the Finite State Machines