On an Overlaid Hybrid Wire/Wireless Interconnection Architecture for Network-on-chip

Network-on-Chip (NoC) built upon metal low-k interconnect wires, are to meet the ever stringent performance requirements in the future technology nodes. In response to this interconnection crisis, the wireless network-on-chip (WNoC), enabled by the availability of miniaturized on-chip antennas and transceivers, is envisioned one of the most revolutionary promising approach alternatives. In this paper, we present a new WNoC architecture with a layered topology, where a metal/low-k based wired network is partitioned into several subnetworks, and these subnetworks are connected through a wireless network that is overlaid on top of them. Due to limited transmission range, the wireless nodes in the wireless network actually communicate with each other in a multiple-hop fashion. As a large volume of traffic will go through the wireless nodes, a contention avoidance routing algorithm is adopted. In addition, two virtual channels have been introduced into the wireless router design to avoid any possible deadlocks that otherwise may occur. Experiment results have shown that throughput of the proposed architecture, on average, is about 20% higher than that of the existing WNoC architectures. And delay of the proposed architecture is about 30% less than the existing WNoC architectures.

[1]  Jian Li,et al.  Design of multi-channel wireless NoC to improve on-chip communication capacity! , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[2]  Chifeng Wang,et al.  A Wireless Network-on-Chip Design for Multicore Platforms , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[3]  Partha Pratim Pande,et al.  Comparative performance evaluation of wireless and optical NoC architectures , 2010, 23rd IEEE International SOC Conference.

[4]  Hamid Sarbazi-Azad,et al.  Mesh Connected Crossbars: A Novel NoC Topology with Scalable Communication Bandwidth , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications.

[5]  Jason Cong,et al.  A scalable micro wireless interconnect structure for CMPs , 2009, MobiCom '09.

[6]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[7]  Feipei Lai,et al.  Star-type architecture with low transmission latency for a 2D mesh NOC , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[8]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[9]  Yu Su,et al.  Communication Using Antennas Fabricated in Silicon Integrated Circuits , 2007, IEEE Journal of Solid-State Circuits.

[10]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[11]  Quansheng Yang,et al.  An Improved Mesh Topology and Its Routing Algorithm for NoC , 2010, 2010 International Conference on Computational Intelligence and Software Engineering.

[12]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[13]  A. Afzali-Kusha,et al.  Low-latency Multi-Level Mesh Topology for NoCs , 2006, 2006 International Conference on Microelectronics.