论文信息 - Microarchitectural and System-Level Power Estimation and Optimization - 字舞流文

Microarchitectural and System-Level Power Estimation and Optimization

Enrico Macii | Massimo Poncino | Robert P. Dick | Renu Mehra | E. Macii | R. Dick | M. Poncino | Renu Mehra

[1] Frank Ghenassia,et al. Transaction Level Modeling with SystemC , 2005 .

[2] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .