BTI and HCD Degradation in a Complete 32 × 64 bit SRAM Array – including Sense Amplifiers and Write Drivers – under Processor Activity

For the first time, we present a study of BTI and HCD degradation in a 32 × 64 cell SRAM array including Sense Amplifiers (SA), Write Drivers (WD) and pre-charging circuitry (one each for 64 columns) stimulated by the workload-induced activity of a commercial processor. In under 2 hours, our fully automated framework employs the extracted activities to create voltage waveforms used in SPICE simulations (SRAM Array, SA, WD) and degrades transistors using their individual exhibited voltages as stimuli in BTI and HCD models. We support different temperatures, supply voltages (including DVFS), SRAM, SA and WD designs.

[1]  E. Roca,et al.  A fast and accurate reliability simulation method for analog circuits , 2015, 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[2]  Jörg Henkel,et al.  Reliability-aware design to suppress aging , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[3]  R. F. Tsui,et al.  An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu/low-k interconnect for low power and high performance applications , 2014, 2014 IEEE International Electron Devices Meeting.

[4]  Francisco V. Fernández,et al.  Weighted time lag plot defect parameter extraction and GPU-based BTI modeling for BTI variability , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[5]  Souvik Mahapatra,et al.  Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress , 2015, 2015 IEEE International Reliability Physics Symposium.

[6]  Narendra Parihar,et al.  BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation , 2018, IEEE Transactions on Electron Devices.

[7]  Francky Catthoor,et al.  Comparative BTI analysis for various sense amplifier designs , 2016, 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[8]  Francky Catthoor,et al.  BTI analysis of SRAM write driver , 2015, 2015 10th International Design & Test Symposium (IDT).

[9]  S. Mahapatra,et al.  A SPICE Compatible Compact Model for Hot-Carrier Degradation in MOSFETs Under Different Experimental Conditions , 2019, IEEE Transactions on Electron Devices.

[10]  Montserrat Nafría,et al.  Designing guardbands for instantaneous aging effects , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[12]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jörg Henkel,et al.  A Simulation Study of NBTI Impact on 14-nm Node FinFET Technology for Logic Applications: Device Degradation to Circuit-Level Interaction , 2019, IEEE Transactions on Electron Devices.

[14]  Xiaojun Li,et al.  Electronic circuit reliability modeling , 2006, Microelectron. Reliab..

[15]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[16]  Jörg Henkel,et al.  Connecting the physical and application level towards grasping aging effects , 2015, 2015 IEEE International Reliability Physics Symposium.

[17]  Jorg Henkel,et al.  Modeling and Mitigating Time-Dependent Variability From the Physical Level to the Circuit Level , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Francky Catthoor,et al.  Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Bogdan Tudor,et al.  MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[20]  Jörg Henkel,et al.  New Worst-Case Timing for Standard Cells Under Aging Effects , 2019, IEEE Transactions on Device and Materials Reliability.

[21]  Mohamed Selim,et al.  Design-Reliability Flow and Advanced Models Address IC-Reliability Issues , 2016, ERMAVSS@DATE.