PMOS drain breakdown voltage walk-in: a new failure mode in high power BiCMOS applications

High voltage power management applications often require 50V to 100V operation. These circuits are implemented in a BiCMOS processes and support both low voltage (5-15V) and high voltage devices. In these applications the high voltage PMOS (HV-PMOS) must operate at high currents, voltages (e.g. 80V) and temperatures (150/spl deg/C) while sustaining a drain breakdown voltage in excess of the device operating voltage. This paper examines an HV-PMOS failure mode identified during device qualification and high temperature operational life. This paper presents data on a new PMOS failure mechanism termed "drain breakdown voltage walk-in" not yet discussed in the literature.

[1]  M. Koyanagi,et al.  Investigation and reduction of hot electron induced punchthrough (HEIP) effect in submicron PMOSFETs , 1986, 1986 International Electron Devices Meeting.

[2]  A. Van Calster,et al.  Breakdown walkout and its reduction in high-voltage pLDMOS transistors on thin epitaxial layer , 1992 .

[3]  P. Moens,et al.  Development of a robust 50V 0.35 /spl mu/m based Smart Power Technology using trench isolation , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..