Analysis and Optimization of Low-Power Passive Equalizers for CPU–Memory Links

Several types of low-power passive equalizer are investigated and optimized in this paper. The equalizer topologies include T-junction, parallel R-C, and series R-L structures. These structures can be inserted either at the driver or the receiver side at both the chip and package level to improve the channel bandwidth of central processing unit (CPU)-memory links. Using the eye area as the objective function to be maximized, we optimize these equalizers for the CPU-memory interconnection of an IBM POWER6 system with and without practical constraints on the RLC parameter values. An efficient optimization flow combined with an algorithm predicting the worst case eye diagram is proposed and employed to optimize 42 equalizer schemes. Simulation results show that, without employing any equalizer, the data eye is closed for the bit rate of 6.4 Gb/s, while the equalized schemes can work at the bit rate of 8 Gb/s. Very promising improvements in eye height and jitter are observed with little power overhead. Simulation results also show the sensitivity of the equalization schemes to the RLC values and the effect of coupling noise.

[1]  M. J. D. Powell,et al.  A fast algorithm for nonlinearly constrained optimization calculations , 1978 .

[2]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[3]  Liang-Hung Lu,et al.  High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[4]  Eric M. Schwarz,et al.  IBM POWER6 microarchitecture , 2007, IBM J. Res. Dev..

[5]  Wei-Da Guo,et al.  Reflection Enhanced Compensation of Lossy Traces for Best Eye-Diagram Improvement Using High-Impedance Mismatch , 2008, IEEE Transactions on Advanced Packaging.

[6]  Gaurav Mittal,et al.  Design of the Power6 Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Ling Zhang,et al.  Low power passive equalizer optimization using tritonic step response , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[8]  Ernest S. Kuh,et al.  Principles of Circuit Synthesis , 1959 .

[9]  K.C. Chiang,et al.  Very high-density (23 fF//spl mu/m/sup 2/) RF MIM capacitors using high-/spl kappa/ TaTiO as the dielectric , 2005, IEEE Electron Device Letters.

[10]  Jaemin Shin,et al.  On-Package Continuous-Time Linear Equalizer using Embedded Passive Components , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[11]  Chung-Kuan Cheng,et al.  Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[12]  Daniel Dreps.  The 3rd generation of IBM's elastic interface on POWER6™ , 2007, 2007 IEEE Hot Chips 19 Symposium (HCS).

[13]  Yi Zhu,et al.  Efficient and accurate eye diagram prediction for high speed signaling , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[14]  Wenjian Yu,et al.  Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design , 2009, IEICE Trans. Electron..

[15]  C. Patrick Yue,et al.  A low-power, 20-Gb/s continuous-time adaptive passive equalizer , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  James Edward Storer,et al.  Passive network synthesis , 1957 .