A combined toolset for the verification of real-time distributed systems

Checking the correctness of distributed systems is one of the most difficult and urgent problems in software engineering. A combined toolset for the verification of real-time distributed systems (RTDS) is described. RTDSs are specified as statecharts in the Universal Modeling Language (UML). The semantics of statecharts is defined by means of hierarchical timed automata. The combined toolset consists of a UML statechart editor, a verification tool for model checking networks of real-time automata in UPPAAL, and a translator of UML statecharts into networks of timed automata. The focus is on the translation algorithm from UML statecharts into networks of hierarchical timed automata. To illustrate the proposed approach to the verification of RTDSs, a toy example of a real-time crossroad traffic control system is analyzed.

[1]  Hassan Gomaa,et al.  Designing concurrent, distributed, and real-time applications with UML , 2000, ICSE.

[2]  Thomas A. Henzinger,et al.  Real-time system = discrete system + clock variables , 1994, International Journal on Software Tools for Technology Transfer.

[3]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[4]  Sergio Yovine,et al.  KRONOS: a verification tool for real-time systems , 1997, International Journal on Software Tools for Technology Transfer.

[5]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[6]  Kim G. Larsen,et al.  A Tutorial on Uppaal , 2004, SFM.

[7]  Thomas A. Henzinger,et al.  HYTECH: a model checker for hybrid systems , 1997, International Journal on Software Tools for Technology Transfer.

[8]  Alexandre David,et al.  From HUPPAAL to UPPAAL - A Translation from Hierarchical Timed Automata to Flat Timed Automata , 2001 .

[9]  Jessika Schulze.  Theories And Experiences For Real Time System Development , 2016 .

[10]  V. A. Kostenko,et al.  Towards a unified toolset for embedded systems development , 2000 .

[11]  Rajeev Alur,et al.  Model-Checking in Dense Real-time , 1993, Inf. Comput..

[12]  Diego Latella,et al.  Automatic Verification of a Behavioural Subset of UML Statechart Diagrams Using the SPIN Model-checker , 1999, Formal Aspects of Computing.

[13]  Thomas A. Henzinger,et al.  HYTECH: A Model Checker for Hybrid Systems , 1997, CAV.

[14]  Wang Yi,et al.  Formal Verification of UML Statecharts with Real-Time Extensions , 2002, FASE.

[15]  Wang Ji,et al.  Verify UML statecharts with SMV , 2001, Wuhan University Journal of Natural Sciences.

[16]  Wang Yi,et al.  UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.

[17]  George Lima,et al.  Integrating UML and UPPAAL for designing, specifying and verifying component-based real-time systems , 2010, Innovations in Systems and Software Engineering.

[18]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[19]  Angelo Furfaro,et al.  Embedded Control Systems Design based on RT-DEVS and temporal analysis using UPPAAL , 2008, 2008 International Multiconference on Computer Science and Information Technology.

[20]  Vladimir A. Zakharov,et al.  How to make a simple tool for verification of real-time systems , 2014, Automatic Control and Computer Sciences.

[21]  Iulian Ober,et al.  A real-time profile for UML , 2006, International Journal on Software Tools for Technology Transfer.