Reliability analysis of self-aligned bipolar transistor under forward active current stress
暂无分享,去创建一个
[1] J. Ebers,et al. Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.
[2] D. Tang,et al. Bipolar circuit scaling , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] H. Beneking,et al. New technique for determination of static emitter and collector series resistances of bipolar transistors , 1981 .
[4] Shinsuke Konaka,et al. A 30 ps Si Bipolar IC Using Super Self-Aligned Process Technology , 1984 .
[5] P. M. Solomon,et al. Bipolar transistor design for optimized power-delay logic circuits , 1979 .
[6] E. Hackbarth,et al. Identification and implication of a perimeter tunneling current component in advanced self-aligned bipolar transistors , 1988 .
[7] J. Ziegler. Ion Implantation Science and Technology , 1984 .
[8] H. Nakashiba,et al. An advanced PSA technology for high-speed bipolar LSI , 1980 .
[9] D.D. Tang,et al. Subnanosecond self-aligned I2L/MTL circuits , 1980, IEEE Transactions on Electron Devices.
[10] Hwa-Nien Yu,et al. Self-aligned bipolar transistors for high-performance and low-power-delay VLSI , 1981, IEEE Transactions on Electron Devices.
[11] Ching-Te Chuang,et al. 73ps si bipolar ECL circuits , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.