Alteration of gate oxides thickness for SOC level integration