Fault tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics)

Multistage Interconnection Networks (MIN) with multiple outlets are networks which can support higher bandwidth than those of nonblocking networks by passing multiple packets to the same destination. Fault recovery mechanisms are proposed for two of such networks (TBSF/PBSF) with the best use of their inherent fault tolerant capability. With these mechanisms, on-the-fly fault recovery is possible for multiple faults on switching elements. For the link fault, the networks are reconfigured after fault diagnosis, and the network is available with some performance degradation. The bandwidth degradation under multiple faults on link/element is analyzed with both theoretical models and simulation. Through the analysis, F-PBSF shows high fault tolerance under high traffic load and low reliability by using 3 or more banyan networks. key words: Multistage Interconnection Network(MIN), MIN with multiple outlets, fault tolerance

[1]  Howard Jay Siegel,et al.  Fault location techniques for distributed control interconnection networks , 1985, IEEE Transactions on Computers.

[2]  Kishor S. Trivedi,et al.  Multistage Interconnection Network Reliability , 1989, IEEE Trans. Computers.

[3]  Manoj Kumar,et al.  Performance of Unbuffered Shuffle-Exchange Networks , 1986, IEEE Transactions on Computers.

[4]  Heung-Kyu Lee,et al.  Ring-Banyan Network: A Faul Tolerant Multistage Interconnection Network and its Fault Diagnosis , 1994, EDCC.

[5]  Kalidou Gaye,et al.  SNAIL: A Multiprocessor Based on the Simple Serial Synchronized Multistage Interconnection Network Architecture , 1994, 1994 International Conference on Parallel Processing Vol. 1.

[6]  Chuan-lin Wu,et al.  Performance Analysis of Multistage Interconnection Network Configurations and Operations , 1992, IEEE Trans. Computers.

[7]  Fouad A. Tobagi,et al.  Fast packet switch architectures for broadband integrated services digital networks , 1990, Proc. IEEE.

[8]  Howard Jay Siegel,et al.  A survey and comparison of fault-tolerant multistage interconnection networks , 1994 .

[9]  Tse-Yun Feng,et al.  Fault-Diagnosis for a Class of Multistage Interconnection Networks , 1981, IEEE Trans. Computers.

[10]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[11]  Frederic T. Chong,et al.  Design and performance of multipath MIN architectures , 1992, SPAA '92.

[12]  Hussein T. Mouftah,et al.  The expanded delta fast packet switch , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[13]  Kuldip Singh,et al.  Routing and path length algorithm for a cost-effective four-tree multistage interconnection network , 1992 .

[14]  Fouad A. Tobagi,et al.  The Tandem Banyan Switching Fabric: a simple high-performance fast packet switch , 1991, IEEE INFCOM '91. The conference on Computer Communications. Tenth Annual Joint Comference of the IEEE Computer and Communications Societies Proceedings.

[15]  Chin-Tau A. Lea,et al.  Multi-log2N networks and their applications in high-speed electronic and photonic switching systems , 1990, IEEE Trans. Commun..

[16]  Jerzy Tyszer,et al.  Fault diagnosis of digital switching networks , 1989, IEEE Trans. Commun..

[17]  Kalidou Gaye,et al.  SSS (Simple Serial Synchronized)-MIN: A Novel Multi Stage Interconnection Architecture for Multiprocessors , 1992, IFIP Congress.

[18]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[19]  Hideharu Amano,et al.  Multistage Interconnection Networks with Multiple Outlets , 1994, 1994 International Conference on Parallel Processing Vol. 1.