Complex upset mitigation applied to a Re-configurable embedded processor

Soft-core processors implemented in static random access memory-based field-programmable-gate-arrays, while attractive to spacecraft designers, require upset mitigation. We investigate a proposed solution involving two levels of scrubbing plus triple modular redundancy and measure its in-beam performance.

[1]  C. Carmichael,et al.  Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks (IOBs) , 2004, IEEE Transactions on Nuclear Science.

[2]  C. Carmichael,et al.  A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[3]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[4]  S. Rezgui,et al.  Designing and testing a radiation hardened 8051-like micro-controller , 2000 .