A 40–44 Gb/s 3$\times$ Oversampling CMOS CDR/1:16 DEMUX

A CMOS CDR and 1:16 DEMUX fabricated in a low-cost 90 nm bulk CMOS process operates at 40-44 Gb/s and dissipates 910 mW. A quarter-rate hybrid phase-tracking/3times blind-oversampling architecture is used to improve jitter tolerance, reduce the need for high-power CML circuits, and enable frequency acquisition without a reference clock. Input data are sampled using a 24-phase distributed VCO, and a digital CDR recovers 16 bits and a 2.5 GHz clock from 48 demultiplexed samples spanning 16 UI. Conformance to the ITU-T G.8251 jitter tolerance mask (BER <10-12 with a 231-1 PRBS source) is demonstrated using both an on-chip and an external BERT.

[1]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[2]  M. Wurzer,et al.  A 40-Gb/s integrated clock and data recovery circuit in a 50-GHz f/sub T/ silicon bipolar technology , 1999 .

[3]  M. Meghelli,et al.  A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  K. Ohhata,et al.  43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Behzad Razavi.  A 0.5m CMOS 4.0Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling , 2003 .

[6]  N. Tzartzanis,et al.  A Reversible Poly-Phase Distributed VCO , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  C. Svensson,et al.  Time resolution of NMOS sampling switches used on low-swing signals , 1998 .

[8]  D. Friedman,et al.  A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  C. Schulien,et al.  Clock and data recovery IC for 40 Gb/s fiber-optic receiver , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[10]  M.G. Case,et al.  A fully integrated 43.2 Gb/s clock and data recovery and 1:4 DEMUX IC in InP HBT technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Rui Shi,et al.  Surfliner: a distortionless electrical signaling scheme for speed of light on-chip communications , 2005, 2005 International Conference on Computer Design.

[12]  Hirotaka Tamura,et al.  A 40-to-44Gb/s 3× Oversampling CMOS CDR/1:16 DEMUX , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[14]  Herbert Knapp,et al.  A 40-Gb / s Integrated Clock and Data Recovery Circuit in a 50-GHz Silicon Bipolar Technology , 1999 .

[15]  R. Pullela,et al.  A fully integrated 40-Gb/s clock and data recovery IC with 1:4 DEMUX in SiGe technology , 2001 .

[16]  D. Yamazaki,et al.  A 0.11 /spl mu/m CMOS clocked comparator for high-speed serial communications , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[17]  Kevin T. Kornegay,et al.  SiGe Using a Low-Voltage Logic Family , 2005 .

[18]  Hai Tao,et al.  A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[19]  Peter Ashburn.  Silicon Bipolar Technology , 2004 .

[20]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2004, IEEE Journal of Solid-State Circuits.

[21]  Chih-Kong Ken Yang,et al.  A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[22]  Hannu Tenhunen,et al.  InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 V , 1997 .

[23]  Hirotaka Tamura,et al.  A 3.2Gb/s Semi-Blind-Oversampling CDR , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.