An Energy Consumption Model for GPU Computing at Instruction Level

With the development of hardware and software, GPU has been used in Ggeneral-Purpose computation field. The high density of computing resource on chip bring in high performance as well as high power consumption. So the power consumption of GPU has increasingly become one of the most important issue for the development of general computing with GPUs. However, few research focus on estimating the energy consumption of GPU during the computing process. The goal of this study is to build energy consumption model that can predict the energy consumed in the computing phase for various GPUs applications. Our approach is to analyze the PTX code generated by the complier and count the dynamic instruction number that is the challenging problem. The average power can be obtained through this model. And the energy consumption is the product of the average power and the executing time. The experimental results reveal that the average relative error between the prediction model and the measured value is less than 5 percent. It can conclude that the power consumption model from the instruction level can effectively predict the application’ energy consumption.

[1]  Vivek Sarkar Optimized unrolling of nested loops , 2000, ICS '00.

[2]  Eric Senn,et al.  SoftExplorer: Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications , 2005, EURASIP J. Adv. Signal Process..

[3]  Qingsheng Zhu,et al.  CUDA based Parallel Derivation of Parametric L-system , 2011 .

[4]  Uday Bondhugula,et al.  A compiler framework for optimization of affine loop nests for gpgpus , 2008, ICS '08.

[5]  John E. Stone,et al.  Quantifying the impact of GPUs on performance and energy efficiency in HPC clusters , 2010, International Conference on Green Computing.

[6]  Hyesoon Kim,et al.  An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness , 2009, ISCA '09.

[7]  Arnaud Tisserand,et al.  Power Consumption of GPUs from a Software Perspective , 2009, ICCS.

[8]  Xipeng Shen,et al.  A cross-input adaptive framework for GPU program optimizations , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[9]  Somesh Jha,et al.  Static Analysis of Executables to Detect Malicious Patterns , 2003, USENIX Security Symposium.

[10]  W. Li,et al.  In Situ Power Analysis of General Purpose Graphical Processing Units , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[11]  Ken Kennedy,et al.  Improving the ratio of memory operations to floating-point operations in loops , 1994, TOPL.

[12]  Hyesoon Kim,et al.  An integrated GPU power and performance model , 2010, ISCA.

[13]  Sudhakar Yalamanchili,et al.  A characterization and analysis of PTX kernels , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).

[14]  Wu-chun Feng,et al.  Power and Performance Characterization of Computational Kernels on the GPU , 2010, 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing.

[15]  Zhou Jing,et al.  Parallelized Block Match Algorithm on Multi-core Processors , 2011 .

[16]  Wen-mei W. Hwu,et al.  Program optimization space pruning for a multithreaded gpu , 2008, CGO '08.