Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment

Diagnosis is extremely important to ramp up the yield during the integrated circuit manufacturing process. It reduces the time to market and product cost. Limited observability due to test response compaction negatively affects the diagnosis procedure. When multiple chains, mapped to a single compactor, fail, diagnosis becomes extremely difficult. The procedure is even more complicated because when a circuit fails the flush test, not all the patterns are applied. Only a few of the patterns are applied and the observed responses are used to diagnose the faulty chains. In this paper, we have proposed an efficient masking strategy that will be very useful for diagnosis of scan chains when multiple scan chains fail. The proposed strategy uses the redundancy in fault detection by the test patterns and masks scan chains in such a way that enough information can be provided with small increase in test pattern count. A new tester architecture that will select and apply only those patterns having enough information for diagnosis has also been proposed. Diagnostic resolution and first hit index achieved by our method are very close to their ideal values, which validate the applicability of our approach.

[1]  Sudhakar M. Reddy,et al.  Improving compressed test pattern generation for multiple scan chain failure diagnosis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[3]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[4]  Arun Gunda,et al.  Failure analysis for full-scan circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Wu-Tung Cheng,et al.  Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking , 2010, 2010 19th IEEE Asian Test Symposium.

[7]  Geetani Edirisooriya,et al.  Diagnosis of scan path failures , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[8]  Irith Pomeranz,et al.  On output response compression in the presence of unknown output values , 2002, DAC '02.

[9]  Anshuman Chandra,et al.  Interval Based X-Masking for Scan Compression Architectures , 2008, ISQED 2008.

[10]  R. J. McNulty,et al.  Partner SRLs for improved shift register diagnostics , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[11]  Chia-Hua Lee,et al.  Diagnosis of multiple hold-time and setup-time faults in scan chains , 2005 .

[12]  Chien-Mo James Li,et al.  Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[13]  Wu-Tung Cheng,et al.  Efficient diagnosis for multiple intermittent scan chain hold-time faults , 2003, 2003 Test Symposium.

[14]  Wu-Tung Cheng,et al.  Diagnose Multiple Stuck-at Scan Chain Faults , 2008, 2008 13th European Test Symposium.

[15]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[16]  Sandip Kundu.  Diagnosing scan chain faults , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Yuejian Wu,et al.  Diagnosis of scan chain failures , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[18]  Kevin Stanley,et al.  High-Accuracy Flush-and-Scan Software Diagnostic , 2001, IEEE Des. Test Comput..

[19]  S. Narayanan,et al.  An efficient scheme to diagnose scan chains , 1997, Proceedings International Test Conference 1997.

[20]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[21]  Wu-Tung Cheng,et al.  Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns , 2009, 2009 Asian Test Symposium.

[22]  Yu Huang.  Dynamic Learning Based Scan Chain Diagnosis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[23]  Wu-Tung Cheng,et al.  A complete test set to diagnose scan chain failures , 2007, 2007 IEEE International Test Conference.

[24]  Vivek Chickermane,et al.  Channel masking synthesis for efficient on-chip test compression , 2004, 2004 International Conferce on Test.

[25]  Peter Wohl,et al.  Fully X-tolerant combinational scan compression , 2007, 2007 IEEE International Test Conference.

[26]  Rohit Kapur,et al.  Proactive management of X's in scan chains for compression , 2009, 2009 10th International Symposium on Quality Electronic Design.

[27]  Shi-Yu Huang,et al.  Quick scan chain diagnosis using signal profiling , 2005, 2005 International Conference on Computer Design.

[28]  A. J. Weger,et al.  A novel scan chain diagnostics technique based on light emission from leakage current , 2004 .