An analog CMOS Viterbi detector for digital magnetic recording

A fully-integrated analog Viterbi detector is presented. Four chips, each containing two VA (Viterbi algorithm) dicode detectors, have been fabricated in the standard 2- mu m, double-poly, p-well MOSIS CMOS process. By externally interleaving the two-dicode outputs, each part operates at over 40 Mb/s on a PR class IV (PR4) channel. The chip consumes under 100 mW from a single 5-V supply. The active area is 1.8 mm*1.8 mm (2.2 mm*2.2 mm with pads). Two main functions are implemented by the Viterbi detector: (1) metric calculation and (2) survivor sequence storage (path memory). The path memory is straightforward, digital, and is designed using true single-phase clocked flip-flops.<<ETX>>

[1]  L. D. Smith,et al.  A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood Detection , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[3]  R. Wood.  Magnetic megabits , 1990, IEEE Spectrum.

[4]  R. R. Spencer,et al.  An analog discrete-time transversal filter in 2.0 mu m CMOS , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.

[5]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[6]  M. Ferguson.  Optimal reception for binary partial response channels , 1972 .

[7]  R. R. Spencer,et al.  Analog implementations of sampling detectors , 1991 .

[8]  Roger Wood,et al.  Denser magnetic memory , 1990 .