A Low-Voltage Low-Power Opamp-Less 8-bit 1-MS/s Pipelined ADC in 90-nm CMOS Technology

This paper presents an 8-bit pipelined analog-to-digital converter. The supply voltage applied for comparators and other sub-blocks of the ADC were 0.7V and 0.5V, respectively. This low power ADC utilizes the capacitive charge pump technique combined with a source-follower and calibration to resolve the need for the opamp. The differential charge pump technique does not require any common mode feedback circuit. The entire structure of the ADC is based on fully dynamic circuits that enable the design of a very low power ADC. The ADC was designed to operate at 1MS/s in 90nm CMOS process, where simulated results using ADS2011 show the peak SNDR and SFDR of the ADC to be 47.8 dB (7.64 ENOB) and 59 dB respectively. The ADC consumes less than 1mW for all active dynamic and digital circuitries.

[1]  Sang-Hun Kim,et al.  A 1.8 V 40-MS/sec 10-bit 0.18-㎛ CMOS Pipelined ADC using a Bootstrapped Switch with Constant Resistance , 2012, J. Inform. and Commun. Convergence Engineering.

[2]  Omid Shoaei,et al.  A 0.9V 10-bit 100 MS/s switched-RC pipelined ADC without using a front-end S/H in 90nm CMOS , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  K. Bult,et al.  Analog design in deep sub-micron CMOS , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[4]  Byung-Geun Lee,et al.  A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-$g_{m}$ Opamp , 2009, IEEE Journal of Solid-State Circuits.

[5]  David A. Johns,et al.  A Low-Power Capacitive Charge Pump Based Pipelined ADC , 2010, IEEE Journal of Solid-State Circuits.

[6]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[7]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  P.R. Kinget,et al.  A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[11]  P. Hurst,et al.  Double sampling in switched-capacitor delta-sigma A/D converters , 1990, IEEE International Symposium on Circuits and Systems.

[12]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[13]  Hae-Seung Lee,et al.  A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  I. Ahmed,et al.  A 50-MS/s (35 mW) to 1-kS/s (15 /spl mu/W) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation , 2005, IEEE Journal of Solid-State Circuits.

[15]  O. Shoaei,et al.  A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.

[16]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .