Modern Clock Distribution Systems
暂无分享,去创建一个
[1] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[2] A.P. Chandrakasan,et al. Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.
[3] E. Alon,et al. The implementation of a 2-core, multi-threaded itanium family processor , 2006, IEEE Journal of Solid-State Circuits.
[4] S. Asano,et al. The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[5] Frank O'Mahony,et al. A 10-GHz global clock distribution using coupled standing-wave oscillators , 2003 .
[6] M. Golden,et al. A 2.6GHz Dual-Core 64bx86 Microprocessor with DDR2 Memory Support , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[7] K.L. Wong,et al. Scalable sub-10ps skew global clock distribution for a 90nm multi-GHz IA microprocessor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[8] R. Kumar,et al. An Integrated Quad-Core Opteron Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] A. Inoue,et al. Time-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement , 2008, 2008 IEEE Symposium on VLSI Circuits.
[10] R. Allmon,et al. High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.
[11] G. Singer,et al. The first IA-64 microprocessor: a design for highly-parallel execution , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[12] Keith A. Jenkins,et al. Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor , 1998, IEEE J. Solid State Circuits.
[13] Ching-Te Chuang,et al. A 400 MHz S/390 microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[14] S. Tam,et al. A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[15] P. Bannon,et al. A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[16] R. P. Colwell,et al. A 0.6 /spl mu/m BiCMOS processor with dynamic execution , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[17] James D. Meindl,et al. Electrical and optical clock distribution networks for gigascale microprocessors , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[18] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[19] D. Boerstler. A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz , 1999, IEEE J. Solid State Circuits.
[20] Mike Lee,et al. Design and Implementation of the POWER5 TM Microprocessor , 2004 .
[21] C.E. Dike,et al. A design for digital, dynamic clock deskew , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[22] Guy Lemieux,et al. A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.
[23] M. K. Gowan,et al. A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[24] S. Tam,et al. A 130-nm triple-V/sub t/ 9-MB third-level on-die cache for the 1.7-GHz Itanium/spl reg/ 2 processor , 2005, IEEE Journal of Solid-State Circuits.
[25] H. Fair,et al. Clocking design and analysis for a 600 MHz Alpha microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[26] Brian K. Flachs,et al. A Resonant Global Clock Distribution for the Cell Broadband Engine Processor , 2009, IEEE Journal of Solid-State Circuits.
[27] G. Woods,et al. Backside infrared probing for static voltage drop and dynamic timing measurements , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[28] James D. Meindl,et al. An optical clock distribution network for gigascale integration , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).
[29] J.S. Miller. A 300 MHz CMOS microprocessor with multi-media technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[30] P.J. Restle,et al. Timing uncertainty measurements on the Power5 microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[31] J. Schutz. A 3.3V 0.6 /spl mu/m BiCMOS superscalar microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[32] F. Anderson,et al. The core clock system on the next-generation ltaniumlm microprocessor , 2002 .
[33] Nasser A. Kurd,et al. A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.
[34] Saurabh Dighe,et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[35] C. Webb,et al. A scalable X86 CPU design for 90 nm process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[36] Balaram Sinharoy,et al. Design and implementation of the POWER5 microprocessor , 2004, Proceedings. 41st Design Automation Conference, 2004..
[37] S. Tam,et al. Clock generation and distribution for the 130-nm Itanium/sup /spl reg// 2 processor with 6-MB on-die L3 cache , 2004, IEEE Journal of Solid-State Circuits.
[38] Belliappa Kuttanna,et al. A Sub-1W to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-Κ Metal Gate CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[39] E. Fayneh,et al. Clock generation and distribution for intel Banias mobile microprocessor , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[40] Gilbert Wolrich,et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .
[41] Marc Tremblay,et al. A 64-b microprocessor with multimedia support , 1995 .
[42] K.L. Shepard,et al. A 4.6GHz resonant global clock distribution network , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[43] G. Hammond,et al. The implementation of the next-generation 64 b Itanium/sup TM/ microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[44] S. Tam,et al. Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[45] Marcelo Yuffe,et al. The Implementation of the 65nm Dual-Core 64b Merom Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[46] J. Rawlins,et al. 760 MHz G6 S/390 microprocessor exploiting multiple Vt and copper interconnects , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[47] S. Naffziger,et al. Clock distribution on a dual-core, multi-threaded Itanium/sup /spl reg//-family processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[48] M. K. Gowan,et al. A 65 nm 2-Billion Transistor Quad-Core Itanium Processor , 2009, IEEE Journal of Solid-State Circuits.
[49] J. Hart,et al. Implementation of a 4/sup th/-generation 1.8GHz dual-core SPARC V9 microprocessor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[50] N.A. Kurd,et al. Multi-GHz clocking scheme for Intel(R) Pentium(R) 4 microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[51] Keith A. Jenkins,et al. A phase-locked loop clock generator for a 1 GHz microprocessor , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[52] S. Tam,et al. Package clock distribution design optimization for high-speed and low-power VLSIs , 1997 .
[53] Chuan Yi Tang,et al. A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..
[54] Stuart F. Oberman,et al. A seventh-generation x86 microprocessor , 1999 .
[55] S. Tam,et al. Clock generation and distribution for the third generation Itanium/spl reg/ processor , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[56] E.T. Cohen,et al. A 533 MHz BiCMOS superscalar microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[57] J. Schutz. A CMOS 100MHz Microprocessor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[58] Brian K. Flachs,et al. A Resonant Global Clock Distribution for the Cell Broadband-Engine Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[59] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[60] S. Naffziger,et al. The implementation of a 2-core, multi-threaded Itanium/spl reg/ family processor , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..
[61] T. Xanthopoulos,et al. The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[62] X. Dai. An adaptive digital deskewing circuit for clock distribution networks , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[63] Paul A. Reed,et al. A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller , 1997 .
[64] R. Khanna,et al. Circuit techniques in a 266-MHz MMX-enabled processor , 1997 .
[65] Gaurav Mittal,et al. Design of the Power6 Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[66] S. Tam,et al. Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[67] Alan Smith,et al. Implementation of a third-generation 1.1-GHz 64-bit microprocessor , 2002, IEEE J. Solid State Circuits.
[68] N. Kurd,et al. Next generation Intel® micro-architecture (Nehalem) clocking architecture , 2008, 2008 IEEE Symposium on VLSI Circuits.
[69] K.A. Jenkins,et al. The clock distribution of the Power4 microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).