End-to-End Latency Analysis of Dataflow Scenarios Mapped Onto Shared Heterogeneous Resources

The design of embedded wireless and multimedia applications requires temporal analysis to verify if real-time constraints such as throughput and latency are met. This paper presents a design-time analytical approach to derive a conservative upper bound to the maximum end-to-end latency of a streaming application. Existing analytical approaches often assume static application models, which cannot cope with the data-dependent execution of dynamic streaming applications. Consequently, they give overly pessimistic upper bounds. In this paper, we use an expressively richer dataflow model of computation as an application model. The model supports adaptive applications that change their graph structure, execution times, and data rates, depending on their mode of operation, or scenario. We first formalize the latency analysis problem in the presence of dynamically switching scenarios. We characterize each scenario with a compact matrix in (max, +) algebra using a symbolic execution of one graph iteration. The resulting matrices are then composed to derive a bound to the end-to-end latency under a periodic source. Aperiodic sources such as sporadic streams can be analyzed by reduction to a periodic reference. We demonstrate the applicability of the technique with dataflow models from the wireless application domain. Moreover, the method is illustrated with a tradeoff analysis in resource reservation under a throughput constraint. The evaluation shows that the approach has a low runtime, which enables it to be effectively integrated in multiprocessor design flows of streaming applications.

[1]  Sander Stuijk,et al.  Throughput Analysis of Synchronous Data Flow Graphs , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[2]  Petru Eles,et al.  Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Edward A. Lee,et al.  Hierarchical finite state machines with multiple concurrency models , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Rolf Ernst,et al.  Performance Analysis of Complex Systems by Integration of Dataflow Graphs and Compositional Performance Analysis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Shuvra S. Bhattacharyya,et al.  Functional DIF for Rapid Prototyping , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[6]  van BerkelKees,et al.  Vector processing as an enabler for software-defined radio in handheld devices , 2005 .

[7]  Rudy Lauwereins,et al.  Cyclo-dynamic dataflow , 1996, Proceedings of 4th Euromicro Workshop on Parallel and Distributed Processing.

[8]  Christian Bernard,et al.  A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Orlando Moreira,et al.  Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor , 2007, EMSOFT '07.

[10]  Henk Corporaal,et al.  Analyzing synchronous dataflow scenarios for dynamic software-defined radio applications , 2011, 2011 International Symposium on System on Chip (SoC).

[11]  Sander Stuijk,et al.  Worst-case performance analysis of Synchronous Dataflow scenarios , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[12]  Kees Moerman,et al.  Vector Processing as an Enabler for Software-Defined Radio in Handheld Devices , 2005, EURASIP J. Adv. Signal Process..

[13]  Lothar Thiele,et al.  Modular performance analysis of cyclic dataflow graphs , 2009, EMSOFT '09.

[14]  Insup Lee,et al.  Compositional Analysis of Multi-mode Systems , 2010, 2010 22nd Euromicro Conference on Real-Time Systems.

[15]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization , 2000 .

[16]  Maarten Wiggers,et al.  Aperiodic multiprocessor scheduling for real-time stream processing applications , 2009 .

[17]  Joseph T. Buck A dynamic dataflow model suitable for efficient mixed hardware and software implementations of DSP applications , 1994, CODES.

[18]  Edward A. Lee Consistency in Dataflow Graphs , 1991, IEEE Trans. Parallel Distributed Syst..

[19]  Sander Stuijk,et al.  Latency Minimization for Synchronous Data Flow Graphs , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[20]  Marc Geilen,et al.  Synchronous dataflow scenarios , 2010, TECS.

[21]  Rolf Ernst,et al.  A recursive approach to end-to-end path latency computation in heterogeneous multiprocessor systems , 2009, CODES+ISSS '09.

[22]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[23]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[24]  Geert Jan Olsder,et al.  Max Plus at Work-Modelling and Analysis of Synchronized Systems , 2006 .

[25]  John A. Clark,et al.  Holistic schedulability analysis for distributed hard real-time systems , 1994, Microprocess. Microprogramming.

[26]  Henk Corporaal,et al.  Worst-case throughput analysis of real-time dynamic streaming applications , 2012, CODES+ISSS '12.

[27]  Henk Corporaal,et al.  Symbolic analysis of dataflow applications mapped onto shared heterogeneous resources , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[28]  P Petro Poplavko An accurate analysis for guaranteed performance of multiprocessor streaming applications , 2008 .

[29]  Samarjit Chakraborty,et al.  A Multi-mode Real-Time Calculus , 2008, 2008 Real-Time Systems Symposium.

[30]  Rolf Ernst,et al.  System level performance analysis - the SymTA/S approach , 2005 .

[31]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[32]  Soonhoi Ha,et al.  A novel analytical method for worst case response time estimation of distributed embedded systems , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[33]  Lothar Thiele,et al.  Influence of different system abstractions on the performance analysis of distributed real-time systems , 2007, EMSOFT '07.

[34]  Sander Stuijk,et al.  A Predictable Multiprocessor Design Flow for Streaming Applications with Dynamic Behaviour , 2010, DSD.