Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods
暂无分享,去创建一个
[1] David Overhauser,et al. Full-chip verification methods for DSM power distribution systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[2] David D. Ling,et al. Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.
[3] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.
[4] Kwang-Ting Cheng,et al. Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.
[5] Rajendran Panda,et al. Hierarchical analysis of power distribution networks , 2000, DAC.
[6] Mark T. Jones,et al. An improved incomplete Cholesky factorization , 1995, TOMS.
[7] Hasan Dag,et al. Iterative methods and parallel computation for power systems , 1996 .
[8] Rajendran Panda,et al. Model and analysis for combined package and on-chip power grid simulation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[9] Michael T. Heath,et al. Parallel Direct Methods for Sparse Linear Systems , 1997 .
[10] Roland W. Freund. Passive reduced-order models for interconnect simulation and their computation via Krylov-subspace algorithms , 1999, DAC '99.
[11] Sani R. Nassif,et al. Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.