This work presents a mixed-signal cell library built through multiple generations of educational experiences. Digital standard cell libraries are ubiquitous for commercial and academic IC design. Analog standard cell libraries are rare within system-level analog design. Educational efforts in analog system design provide a path for developing these standard cell libraries. The effort included determining the essential blocks for this standard cell library based on previous explorations, as well as constraints to make the layout efficient. Analog and mixed-signal standard cells enable compilation of a high-level description of analog and mixed signal designs to full IC layout. A standard cell library definition allows components designed in any process to have broad utilization. A high-level to layout compilation empowers rapid movement between different IC processes. Digital standard cell design is ubiquitous for commercial and academic IC design (Fig. 1). Very few individuals do custom digital IC circuit or layout design unless they are building, or are in the process of building, digital standard cells. This intellectual structure even enables research into automated generation of digital standard cells [1]. Digital standard cells enable tool abstraction for compiling from higher-level representations (e.g. [2]). Analog and resulting mixed-signal design abstractions are in a very different place (Fig. 1). Major companies that have a wide array of digital standard cells (e.g. ARM) do not have analog standard cells. Companies offering larger blocks have struggled in commercial spaces (e.g. [3]). Previous research efforts into analog standard cells are very few [4], [5], [6]. One can generate an initial list of generic standard cells, such as amplifiers, comparators, DACs and ADCs, references, bias currents, oscillators, and filters [4], [5], [7], topics one would find in a classic analog circuit design textbook (e.g. [8]). A few blocks (e.g. Op-amps, capacitors, and switches) could build a filter [4]. One could make straight-forward generalizations from digital standard cells [6]. The typical view is that analog standard cells require considerably larger number of design parameters for each cell than digital cells, resulting in far larger difficulties in developing analog standard cell libraries. Interest in larger analog computing systems was initially fueled by neurally inspired computing and machine learning systems in the 1980s e.g. [9] ), starting soon after the digital VLSI approach had become an accepted practice (e.g. [10] ). These topics have regained some of that previous momentum. Research efforts in analog computing typically start with building a set of initial blocks to be used in later design. These efforts are excellent educational efforts by teams of High Level Concept
[1]
Janez Trontelj,et al.
High-performance designs with CMOS analog standard cells
,
1986
.
[2]
Dean R. D'Mello,et al.
Design Approaches to Field-Programmable Analog Integrated Circuits
,
1998
.
[3]
Jennifer Hasler,et al.
Modeling, simulation and implementation of circuit elements in an open-source tool set on the FPAA
,
2017
.
[4]
Jennifer Hasler.
Circuit Implementations Teaching a Junior Level Circuits Course Utilizing the SoC FPAA
,
2018,
2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[5]
R. J. Bowman.
Introduction to CMOS analog standard cell ASIC design
,
1989,
Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.
[6]
Elad Alon.
CRAFT Generator Based Hardware Design Digital
,
2018
.
[7]
Sihwan Kim,et al.
A Programmable and Configurable Mixed-Mode FPAA SoC
,
2016,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8]
Sen Wang,et al.
VTR 7.0: Next Generation Architecture and CAD System for FPGAs
,
2014,
TRETS.
[9]
Sihwan Kim,et al.
Integrated Floating-Gate Programming Environment for System-Level ICs
,
2016,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10]
Joy Laskar,et al.
Modern receiver front-ends
,
2004
.
[11]
Paul E. Hasler,et al.
A Precision CMOS Amplifier Using Floating-Gate Transistors for Offset Cancellation
,
2007,
IEEE Journal of Solid-State Circuits.
[12]
Jennifer Hasler,et al.
Enabling Energy-Efficient Physical Computing through Analog Abstraction and IP Reuse
,
2018,
Journal of Low Power Electronics and Applications.
[13]
Jennifer Hasler,et al.
Large-Scale Field-Programmable Analog Arrays
,
2020,
Proceedings of the IEEE.
[14]
Sihwan Kim,et al.
Scaling Floating-Gate Devices Predicting Behavior for Programmable and Configurable Circuits and Systems
,
2016
.
[15]
Carver Mead,et al.
Analog VLSI and neural systems
,
1989
.
[16]
Christopher M. Twigg,et al.
A Floating-Gate-Based Programmable CMOS Reference
,
2008,
IEEE Transactions on Circuits and Systems I: Regular Papers.
[17]
Paul E. Hasler,et al.
Indirect Programming of Floating-Gate Transistors
,
2005,
IEEE Transactions on Circuits and Systems I: Regular Papers.
[18]
Christopher Torng,et al.
A modular digital VLSI flow for high-productivity SoC design
,
2018,
DAC.
[19]
George S. Moschytz,et al.
Trade-offs in analog circuit design : the designer's companion
,
2002
.
[20]
R. R. Harrison,et al.
A low-power low-noise CMOS amplifier for neural recording applications
,
2003,
IEEE J. Solid State Circuits.