Behavioral Modeling of Switched Capacitor Integrators with Application to ΣΔ Modulators
暂无分享,去创建一个
[1] M. Jimenez,et al. Behavioral modeling of /spl Sigma//spl Delta/ modulators using VHDL-AMS , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[2] T. Fiez,et al. Effect of switch resistance on the SC integrator settling time , 1999 .
[3] Félix O. Fernández,et al. Behavioral Modeling of Switched Capacitor Integrators Based on Symbolic Admittance Matrix , 2003 .
[4] W. Guggenbuhl,et al. Errors in SC circuits derived from linearly modeled amplifiers and switches , 1992 .
[5] Franco Maloberti,et al. Fundamental limitations of switched-capacitor sigma-delta modulators , 1992 .
[6] W. Guggenbuhl,et al. Modelling and settling times of amplifiers in SC circuits , 1992 .
[7] Willy Sansen,et al. Transient analysis of charge-transfer in SC filters-gain error and distortion , 1987 .
[8] Ravindranath Naiknaware,et al. Power optimization of /spl Delta//spl Sigma/ analog-to-digital converters based on slewing and partial settling considerations , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[9] Godi Fischer,et al. Behavioral modeling of delta-sigma modulators , 1998, Comput. Stand. Interfaces.
[10] José Luis Huertas,et al. Modeling opamp-induced harmonic distortion for switched-capacitor /spl Sigma//spl Delta/ modulator design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.