A unified lower bound estimation technique for high-level synthesis
暂无分享,去创建一个
[1] A. H. Timmer,et al. Fast System-Level Area-Delay Curve Prediction , 1993 .
[2] Yuan Hu,et al. Improved lower bounds for the scheduling optimization problem , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[3] Alice C. Parker,et al. Predicting system-level area and delay for pipelined and nonpipelined designs , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] J. E. Mitchell,et al. Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[5] Minjoong Rim,et al. Estimating lower-bound performance of schedules using a relaxation technique , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[6] Alice C. Parker,et al. SMASH: a program for scheduling memory-intensive application-specific hardware , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.
[7] M.C. McFarland. Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.
[8] Sun-Yuan Kung. On supercomputing with systolic/wavefront array processors , 1984, Proceedings of the IEEE.
[9] John A. Nestor,et al. SALSA: a new approach to scheduling with timing constraints , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Mohamed I. Elmasry,et al. Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis , 1991, DAC '91.
[11] Robert A. Walker,et al. Computing lower bounds on functional units before scheduling , 1994, ISSS '94.
[12] Chu Shik Jhon,et al. A Branch-and-bound Method For The Optimal Scheduling , 1992 .
[13] Youn-Long Lin,et al. A new integer linear programming formulation for the scheduling problem in data path synthesis , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[14] Alok Sharma,et al. InSyn: Integrated Scheduling for DSP Applications , 1993, 30th ACM/IEEE Design Automation Conference.
[15] Viraphol Chaiyakul,et al. Accurate layout area and delay modeling for system level design , 1992, ICCAD.
[16] Ieee Circuits,et al. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Jochen A. G. Jess,et al. Execution interval analysis under resource constraints , 1993, ICCAD.
[18] Alok Sharma,et al. Estimating Architectural Resources and Performance for High-Level Synthesis Applications , 1993, 30th ACM/IEEE Design Automation Conference.
[19] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Yuan Hu,et al. Lower bounds on the iteration time and the number of resources for functional pipelined data flow graphs , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.