Single event effect characteristics of CMOS devices employing various epi-layer thicknesses

Latchup resistant process, combined with SEU mitigation circuitry, may provide sufficient protection for many satellite applications. We report proton and heavy ion cross section measurements to illustrate the epitaxial layer thickness dependence on a First-in, First-out (FIFO) memory and microprocessor devices fabricated in a commercial CMOS/EPI process.

[1]  W. Muth.  Matrix method for latch-up free demonstration in a triple-well bulk-silicon technology , 1991 .

[2]  Allan H. Johnston.  Mechanisms for single-particle latchup in CMOS structures , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[3]  T. Chapuis,et al.  Latch-up on CMOS/EPI devices , 1990 .

[4]  D. Ilberg,et al.  Single Event Latchup (SEL) in IDT 7187 SRAMs-dependence on ion penetration depth , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[5]  Kenneth A. LaBel,et al.  Single-event-effect mitigation from a system perspective , 1996 .

[6]  R. Barry,et al.  Single event effect proton and heavy ion test results in support of candidate NASA programs , 1995, Proceedings of 1995 IEEE Nuclear and Space Radiation Effects Conference (NSREC'95).