Linearization method for fast voltage-to-current converters

A universal linearization technique applicable to fast, nonlinear voltage-to-current converters (VCC) is presented. The method is based on a new circuit architecture combining a set of given basic VCCs with resistors which operate as linear current-to-voltage converters (CVC). The linearity of the resulting circuit is essentially improved compared to that of a single basic VCC with only small losses in conversion speed. Operational amplifiers are not required so that this approach is also applicable at low supply voltages. Experimental data are shown which demonstrate an improvement in linearity of approximately one decade.

[1]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[2]  Christian Paulus,et al.  Area optimization of analog circuits considering matching constraints , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).