A 400-MHz processor for the conversion of rectangular to polar coordinates in 0.25-μm CMOS

This paper describes the architecture and IC implementation of a rectangular-to-polar coordinate converter for digital communication applications. The architecture core uses small lookup ROMs, fast multipliers, and a single angle-rotation stage. Area and latency are reduced in comparison with traditional methods. The processor, implemented in 0.25-/spl mu/m five-metal CMOS, has 14-b in-phase and quadrature channel inputs and 15-b magnitude and phase channel outputs. The phase and magnitude calculations have a maximum error of 0.00024 (0.0078% of /spl pi/) and 0.03 (1% of 2/spl radic/2), respectively. Computational latency is 19 cycles, and power dissipation is 470 mW at 2.5 V and 406 MHz (Mconversions/s).

[1]  M. Andronico,et al.  A new algorithm for fast synchronization in a burst mode PSK demodulator , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[2]  Earl E. Swartzlander,et al.  Hybrid CORDIC Algorithms , 1997, IEEE Trans. Computers.

[3]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[4]  Michael P. Fitz,et al.  Decision-directed burst-mode carrier synchronization techniques , 1992, IEEE Trans. Commun..

[5]  Dengwei Fu,et al.  A high-speed processor for rectangular-to-polar conversion with applications in digital communications , 1999, Seamless Interconnection for Universal Services. Global Telecommunications Conference. GLOBECOM'99. (Cat. No.99CH37042).

[6]  Dengwei Fu,et al.  A 400-MHz processor for the efficient conversion of rectangular to polar coordinates for digital communications applications , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[7]  Hassan M. Ahmed,et al.  Efficient elementary function generation with multipliers , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[8]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[9]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[10]  Noel Boutin,et al.  An arctangent type wideband PM/FM demodulator with improved performance , 1992 .

[11]  Bedrich J. Hosticka,et al.  Modified CORDIC algorithm with reduced iterations , 1989 .

[12]  A. Chen,et al.  Reduced complexity CORDIC demodulator implementation for D-AMPS and digital IF-sampled receiver , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[13]  Dengwei Fu,et al.  A high-speed processor for digital sine/cosine generation and angle rotation , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).