Configurable two-dimensional linear feedback shifter registers for parallel and serial built-in self-test

A configurable two-dimensional (2-D) LFSR based test generator and an automated synthesis procedure are presented. Without storage of test patterns, a 2-D LFSR based test pattern generator can generate a sequence of precomputed test patterns (detecting random-pattern-resistant faults) and followed by random patterns (detecting random-pattern-detectable faults). The hardware overhead is decreased considerably through configuration. The configurable 2-D LFSR test generator can be adopted in two basic BIST execution options: test-per-clock (parallel BIST) and test-per-scan (serial BIST). Experimental results of test-per-clock and test-per-scan BIST of benchmark circuits demonstrate the effectiveness of the proposed technique. The configurable 2-D LSFR can also be adopted in chip-level and system-on-a-chip (SoC) BIST.

[1]  Hans-Joachim Wunderlich,et al.  The pseudoexhaustive test of sequential circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Fillia Makedon,et al.  A method for pseudo-exhaustive test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Chien-In Henry Chen,et al.  Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Krishnendu Chakrabarty,et al.  Test Bus Sizing for System-on-a-Chip , 2002, IEEE Trans. Computers.

[5]  Janusz Rajski,et al.  Arithmetic built-in self-test for DSP cores , 1999 .

[6]  S. Hellebrand,et al.  An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[7]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[8]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[9]  Sujit Dey,et al.  DEFUSE: a deterministic functional self-test methodology for processors , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Rohit Kapur,et al.  Design of an efficient weighted random pattern generation system , 1994, Proceedings., International Test Conference.

[12]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[13]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[14]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[15]  Xin Yuan,et al.  Automated synthesis of a multiple-sequence test generator using 2-D LFSR , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[16]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[17]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[18]  Hans-Joachim Wunderlich,et al.  Mixed-Mode BIST Using Embedded Processors , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[19]  B. Courtois,et al.  GENERATION OF VECTOR PATTERNS THROUGH RESEEDING OF , 1992 .