Logic BIST: State-of-the-Art and Open Problems

Many believe that in-field hardware faults are too rare in practice to justify the need for Logic Built-In Self-Test (LBIST) in a design. Until now, LBIST was primarily used in safety-critical applications. However, this may change soon. First, even if costly methods like burn-in are applied, it is no longer possible to get rid of all latent defects in devices at leading- edge technology. Second, demands for high reliability spread to consumer electronics as smartphones replace our wallets and IDs. However, today many ASIC vendors are reluctant to use LBIST. In this paper, we describe the needs for successful deployment of LBIST in the industrial practice and discuss how these needs can be addressed. Our work is hoped to attract a wider attention to this important research topic. Index Terms—LBIST, pseudo-random pattern, LFSR, MISR, in-field test. I. INTRODUCTION A wide-spread opinion is that in-field hardware faults are too rare in practice to justify the need for adding Logic Built-In Self-Test (LBIST) into a design. Until now, LBIST found its use mainly in safety-critical (automotive, medical, military), mission-critical (deep-space, aviation) and high-availability (telecom) applications. However, this may change soon. We expect that, in process technologies below 22nm, LBIST will become compulsory for Application-Specific Integrated Circuits (ASICs), Application-Specific Standard Products (AS- SPs) and complex commercial ICs. The reasons for this are twofold.

[1]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Elena Dubrova,et al.  Synthesis of power- and area-efficient binary machines for incompletely specified sequences , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[3]  Ahmad A. Al-Yamani,et al.  Built-in reseeding for serial BIST , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[4]  Nur A. Touba,et al.  Reducing test data volume using external/LBIST hybrid test patterns , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Ahmad A. Al-Yamani,et al.  BIST reseeding with very few seeds , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  Christof Paar,et al.  Stealthy dopant-level hardware Trojans: extended version , 2013, Journal of Cryptographic Engineering.

[7]  Dhiraj K. Pradhan,et al.  A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[8]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[9]  Nilanjan Mukherjee.  Power-Aware DFT - Do we really need it? , 2008 .

[10]  Nur A. Touba,et al.  Relationship Between Entropy and Test Data Compression , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Teresa L. McLaurin.  Creating Structural Patterns for At-Speed Testing: A Case Study , 2013, IEEE Design & Test.

[12]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[13]  Gundolf Kiefer,et al.  Bit-flipping BIST , 1996, Proceedings of International Conference on Computer Aided Design.

[14]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[15]  Irith Pomeranz,et al.  Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs , 2006, 2006 IEEE International Test Conference.

[16]  Mark Mohammad Tehranipoor,et al.  On pinpoint capture power management in at-speed scan test generation , 2012, 2012 IEEE International Test Conference.

[17]  Janusz Rajski,et al.  Test Data Decompression for Multiple Scan Designs with Boundary Scan , 1998, IEEE Trans. Computers.

[18]  Ashok Sharma.  Semiconductor Memories Technology, Testing And Reliability , 2014 .

[19]  Thomas W. Williams.  The Limits of Compression , 2008 .

[20]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[21]  Michele Favalli,et al.  Aliasing in signature analysis testing with multiple input shift registers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[23]  Mark Mohammad Tehranipoor,et al.  A Metric to Target Small-Delay Defects in Industrial Circuits , 2011, IEEE Design & Test of Computers.

[24]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[25]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[26]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[27]  Edward J. McCluskey,et al.  Probability models for pseudorandom test sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Kozo Kinoshita,et al.  Low-capture-power test generation for scan-based at-speed testing , 2005, IEEE International Conference on Test, 2005..

[29]  Krishnendu Chakrabarty,et al.  Test data compression for IP embedded cores using selective encoding of scan slices , 2005, IEEE International Conference on Test, 2005..

[30]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[31]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[32]  Elena Dubrova,et al.  Fault-Tolerant Design , 2013 .

[33]  Hu Chuan-Gan,et al.  On The Shift Register Sequences , 2004 .

[34]  William V. Huott,et al.  99% AC test coverage using only LBIST on the 1 GHz IBM S/390 zSeries 900 Microprocessor , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[35]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[36]  Dhiraj K. Pradhan,et al.  A new framework for designing and analyzing BIST techniques: computation of exact aliasing probability , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[37]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[38]  Gary S. Ditlow,et al.  Random Pattern Testability , 1984, IEEE Transactions on Computers.

[39]  Krishnendu Chakrabarty,et al.  Power-Aware Test Data Compression and BIST , 2010 .

[40]  Hans-Joachim Wunderlich,et al.  BIST for systems-on-a-chip , 1998, Integr..

[41]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[42]  Raimund Ubar,et al.  Test cost minimization for hybrid BIST , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[43]  Nur A. Touba,et al.  Test point insertion based on path tracing , 1996, Proceedings of 14th VLSI Test Symposium.

[44]  Adit D. Singh,et al.  Multimode scan: Test per clock BIST for IP cores , 2003, TODE.

[45]  Irith Pomeranz,et al.  On reducing peak current and power during test , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[46]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[47]  Ping Zhang,et al.  LBIST/ATPG Technologies for On-Demand Digital Logic Testing in Automotive Circuits , 2012, 2012 IEEE 21st Asian Test Symposium.