Design of tapered buffers with local interconnect capacitance

This paper presents a design methodology and analytic relationships for the optimal tapering of cascaded buffers which consider the effects of local interconnect capacitance. The method, constant capacitance-to-current ratio tapering (C/sup 3/RT), is based on maintaining the capacitive load to current drive ratio constant, and therefore, the propagation delay of each buffer stage also remains constant. Reductions in power dissipation of up to 22% and reductions in active area of up to 46%, coupled with reductions in propagation delay of up to 2%, as compared with tapered buffers which neglect local interconnect capacitance, are exhibited for an example buffer system. >

[1]  Akira Kanuma,et al.  CMOS circuit optimization , 1983 .

[2]  S. R. Vemuru,et al.  Split-capacitive load variable taper buffer design , 1991, [1991] Proceedings of the 34th Midwest Symposium on Circuits and Systems.

[3]  S. R. Vemuru,et al.  Variable-taper CMOS buffers , 1991 .

[4]  Kjell Jeppson,et al.  Comments on the optimum CMOS tapered buffer problem , 1994, IEEE J. Solid State Circuits.

[5]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[6]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[7]  P. Yang,et al.  Multilevel metal capacitance models for CAD design synthesis systems , 1992, IEEE Electron Device Letters.

[8]  Srinivasa R. Vemuru,et al.  Variable-Taper CMOS Buffer , 1991 .

[9]  Eby G. Friedman,et al.  A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[10]  William H. Press,et al.  Numerical recipes in C. The art of scientific computing , 1987 .

[11]  L.W. Linholm,et al.  An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.

[12]  William H. Press,et al.  Numerical Recipes in FORTRAN - The Art of Scientific Computing, 2nd Edition , 1987 .

[13]  William H. Press,et al.  The Art of Scientific Computing Second Edition , 1998 .

[14]  Sung-Mo Kang,et al.  Design-for-reliability rules for hot-carrier resistant CMOS VLSI circuits , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[15]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[16]  Eby G. Friedman,et al.  Tapered buffers for gate array and standard cell circuits , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[17]  Richard C. Jaeger,et al.  Comments on "An optimized output stage for MOS integrated circuits" [with reply] , 1975 .