Analog Circuit Design: Fractional-N Synthesizers, Design for Robustness, Line and Bus Drivers

Preface. Part I: Fractional-N-Synthesis A. van Roermund. Practical Design Aspects in Fractional-N-Synthesis W. Rhee. Design and Simulation of Fractional-N-Frequency Synthesizers M. Perott. Monolithic CMOS Fractional-N-Frequency Synthesizer Design for High Spectral Purity B. De Muer, M. Steyaert. A 19mW 2.2GHz Fully Integrated CMOS Sigma Delta Fractional Synthesizer with 35Hz Frequency Step and Quantization Noise Compensation I. Bietti, G. Albasini, E. Temporiti, R. Castello. Implementation Aspects of Fractional-N Techniques in Cellular Handsets Y. Le Guillou, D. Brunel. Fractional-N Phase Locked Loops and its Application in the GSM System G. Marzinger, B. Neurauter. Part II: Design for Robustness M. Steyaert. ESD for Analogue Circuit Design D. Clarke, A. Righter. ESD in Smart Power Processes G. Croce, A. Andreini, L. Cerati, G. Meneghesso, L. Sponton. RF-ESD Co-Design for High-Performance CMOS LNAs P. Leroux, M. Steyaert. Improvement of System Robustness through EMC Optimization B. Deutschmann. Robustness in Analog Design M. De Mey. Minimizing Undesired Coupling and Interaction in Mixed Signal ICs T.J. Schmerbeck. Part III: Line and Bus Drivers J. Huijsing. Looking to/for Low Power ADSL Drivers in the DSLAM E. Moons. Class-AB Low-Distortion Drivers for ADSL T. Ferianz. Class D Self-Oscillating Line Drivers T. Piessens, M. Steyaert. Class G/H Line Drivers for xDSL J. Pierdomenico. The USB 2.0 Physical Layer: Standard and Implementation G. den Besten. Backplane Transceivers K. Tam, W. Ellersick, R. Soenneker.

[1]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[2]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[3]  P. De Vita,et al.  A sub-1-dB NF±2.3-kV ESD-protected 900-MHz CMOS LNA , 2001, IEEE J. Solid State Circuits.

[4]  Enrico Dallago,et al.  Advances in high-frequency power conversion by delta-sigma modulation , 1997 .

[5]  D. Mestdagh,et al.  Effect of amplitude clipping in DMT-ADSL transceivers , 1993 .

[6]  L. Cloetens.  Broadband access: the last mile , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Arthur Gelb,et al.  Multiple-Input Describing Functions and Nonlinear System Design , 1968 .

[9]  K. Maxwell.  Asymmetric digital subscriber line: interim technology for the next forty years , 1996 .

[10]  M. Steyaert,et al.  SOPA: A high-efficiency line driver in 0.35 /spl mu/m CMOS using a self-oscillating power amplifier , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[11]  K. Maclean,et al.  An ADSL central office analog front-end integrating actively-terminated line driver, receiver and filters , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[12]  David J. Allstot,et al.  Simulation techniques and solutions for mixed-signal coupling in integrated circuits , 1994 .

[13]  A. Matsuzawa,et al.  A 9 mW 900 MHz CMOS LNA with mesh arrayed MOSFETs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[14]  Juin J. Liou,et al.  Electrostatic discharge in semiconductor devices: an overview , 1998, Proc. IEEE.

[15]  D. J. Allstot.  Low noise digital logic techniques , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[16]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[17]  H. W. Bode.  Variable equalizers , 1938 .

[18]  H. Casier,et al.  Driving the DSL highway : High speed, high density, low power, low cost , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[19]  J. Ganger,et al.  Analysis of ground-bounce induced substrate noise coupling in a low resistive bulk epitaxial process: design strategies to minimize noise effects on a mixed-signal chip , 1999 .

[20]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[21]  Rob A. Rutenbar,et al.  Power distribution synthesis for analog and mixed-signal ASICs in RAIL , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[22]  E. Klumperink,et al.  Noise cancelling in wideband CMOS LNAs , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  Irving Kalet,et al.  The multitone channel , 1989, IEEE Trans. Commun..

[24]  Bernard G. Carbajal,et al.  A successful HBM ESD protection circuit for micron and sub-micron level CMOS , 1993 .

[25]  B. Day,et al.  A 744mW adaptive supply full-rate ADSL CO driver , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[26]  R. Koban,et al.  A broadband high-voltage SLIC for a splitter- and transformerless combined ADSL-Lite/POTS linecard , 2000, IEEE Journal of Solid-State Circuits.

[27]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[28]  R. Benton,et al.  A high-voltage line driver (HVLDR) for combined voice and data services , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[29]  J. van den Homberg,et al.  PowerDAC: a single-chip audio DAC with a 70%-efficient power stage in 0.5 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).