The BEDROC high level synthesis system
暂无分享,去创建一个
[1] Pierre G. Paulin,et al. Force-Directed Scheduling in Automatic Data Path Synthesis , 1987, 24th ACM/IEEE Design Automation Conference.
[2] Daniel P. Siewiorek,et al. Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Miriam Leeser,et al. A formally verified system for logic synthesis , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[5] Geoffrey Brown,et al. EDISYN: A Language-Based Editor for High-level Synthesis , 1991 .
[6] Donald E. Thomas,et al. The system architect's workbench , 1988, DAC '88.
[7] Keshav Pingali,et al. Dependence flow graphs: an algebraic approach to program dependencies , 1991, POPL '91.
[8] Daniel D. Gajski,et al. Flow Graph Representation , 1986, DAC 1986.
[9] Richard E. Korf,et al. Real-Time Heuristic Search: First Results , 1987, AAAI.
[10] Raul Camposano. Behavior-Preserving Transformations for High-Level Synthesis , 1989, Hardware Specification, Verification and Synthesis.
[11] Miriam Leeser,et al. The Implementation and Proof of a Boolean Simplification System , 1991 .