Recent Survey for Bi-Directional Network on Chip Pipelined Architecture

Bidirectional NOC architecture is efficient than the conventional architecture. In this paper BiNOC architecture allows each channel to transmit all direction and increases the bandwidth, reduces the access Latency and buffer size. We are using the pipelining architecture instead of parallel architecture. This reduces the size of the architecture with better result. It produces better transmission in the router with reduced traffic, also reduces the access latency 15% to 20% and enhances the performance through better resource utilization.

[1]  Radu Marculescu,et al.  Prediction-based flow control for network-on-chip traffic , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  Srinivas Devadas,et al.  Oblivious Routing in On-Chip Bandwidth-Adaptive Networks , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.

[3]  K. Okada,et al.  A Bidirectional- and Multi-Drop-Transmission-Line Interconnect for Multipoint-to-Multipoint On-Chip Communications , 2008, IEEE Journal of Solid-State Circuits.

[4]  Dimitri P. Bertsekas,et al.  Data Networks , 1986 .

[5]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[6]  Ian F. Akyildiz,et al.  Wireless mesh networks: a survey , 2005, Comput. Networks.

[7]  Luigi Carro,et al.  Reconfigurable Routers for Low Power and High Performance , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Kang G. Shin,et al.  Self-Reconfigurable Wireless Mesh Networks , 2011, IEEE/ACM Transactions on Networking.

[9]  Yu Hen Hu,et al.  BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[10]  Srinivas Devadas,et al.  Path-based, Randomized, Oblivious, Minimal routing , 2009, 2009 2nd International Workshop on Network on Chip Architectures.

[11]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..