Energy-efficient signal processing via algorithmic noise-tolerance
暂无分享,去创建一个
[1] Milos D. Ercegovac,et al. Low-power accumulator (correlator) , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[2] Anantha Chandrakasan,et al. Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[3] John G. Proakis,et al. Digital signal processing (3rd ed.): principles, algorithms, and applications , 1996 .
[4] Massoud Pedram,et al. An approach for multilevel logic optimization targeting low power , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Naresh R Shanbhag,et al. Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[6] Naresh R. Shanbhag,et al. Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[7] Phillip J. Restle,et al. Interconnect in high speed designs: problems, methodologies and tools , 1998, ICCAD '98.
[8] Kurt Keutzer,et al. Getting to the bottom of deep submicron , 1998, ICCAD '98.
[9] Kenneth L. Shepard,et al. Noise in deep submicron digital design , 1996, Proceedings of International Conference on Computer Aided Design.
[10] John G. Proakis,et al. Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .
[11] B. M. Gordon,et al. Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.
[12] Naresh R. Shanbhag,et al. A Mathematical Basis For Power-Reduction In Digital VLSI Systems , 1997 .
[13] Farid N. Najm,et al. Statistical Estimation of the Switching Activity in Digital Circuitsy , 1994, 31st Design Automation Conference.
[14] Naresh R. Shanbhag,et al. A low-power architecture for phase-splitting passband equalizer , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.
[15] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.