Performance and cost analysis of time-multiplexed execution on the dynamically reconfigurable processor

Dynamically reconfigurable processors with multi-context facility have been used for various applications. The relationship between context size and performance of such processors is analyzed based on real designs. The parallelism diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the performance is degraded about 23% when the size of a context becomes 1/2. The performance per cost is improved 7-14 times than that of the case without time-multiplexed execution.

[1]  Gerard J. M. Smit,et al.  A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems , 2003, The Journal of Supercomputing.

[2]  Hideharu Amano,et al.  An I/O mechanism on a dynamically reconfigurable processor - which should be moved: data or configuration? , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[3]  Hideharu Amano,et al.  Implementation of active direction-pass filter on dynamically reconfigurable processor , 2005, 2005 IEEE/RSJ International Conference on Intelligent Robots and Systems.

[4]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[5]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[6]  Jason Cong,et al.  Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.

[7]  Hideharu Amano,et al.  An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[8]  Paul J. M. Havinga,et al.  Dynamic Reconfiguration in Mobile Systems , 2002, FPL.

[9]  Takayuki Sugawara,et al.  Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology , 2004, IEICE Trans. Inf. Syst..

[10]  Hideharu Amano,et al.  Stream applications on the dynamically reconfigurable processor , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).