A 3.125-Gbit/s Parallel Optical Receiver in 0.13-$\mu{\hbox {m}}$ CMOS With Direct Crosstalk Power Penalty Measurement Capability

We introduce a new method to measure the crosstalk power penalty in an arrayed environment by using an on-chip pseudorandom-bit-sequence generator to drive the aggressors. The proposed method is implemented in a three-channel 3.125-Gbit/s/ ch parallel receiver. Experimental results are presented including measurements of bit-error rate and crosstalk power penalty for 2.5and 3.125-Gbit/s operations. The measured crosstalk power penalty is less than 1 dB at both data rates. The test chip was designed in a standard 0.13-mum CMOS process

[1]  S. Chandrasekhar,et al.  Performance of 8-channel OEIC receiver array in 8 x 2.5 Gb/s WDM transmission experiment , 1997, IEEE Photonics Technology Letters.

[2]  R. John,et al.  120-Gb/s VCSEL-based parallel-optical interconnect and custom 120-Gb/s testing station , 2004, Journal of Lightwave Technology.

[3]  Raminderpal Singh.  Noise Reduction Is Crucial To MiXedSignal ASIC Design Success (Part I) , 2002 .

[4]  D.V. Plant,et al.  3.125Gbit/s low power truly-differential parallel optical receiver module in 0.13 /spl mu/m CMOS , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[5]  H. Thienpont,et al.  Introduction to the issue on optical interconnects , 2003 .

[6]  P. Chiniwalla,et al.  Terabus: a chip-to-chip parallel optical interconnect , 2005, 2005 IEEE LEOS Annual Meeting Conference Proceedings.

[7]  Ray T. Chen,et al.  Optical Interconnects , 2006, Optical Interconnects.

[8]  Hoi-Jun Yoo,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004 .

[9]  F. Ellinger,et al.  A 100-mW 4/spl times/10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects , 2005, IEEE Journal of Solid-State Circuits.

[10]  D. Kucharski,et al.  1V, 10mW, 10Gb/s CMOS optical receiver front-end , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[11]  Hans-Martin Rein,et al.  High-gain SiGe transimpedance amplifier array for a 12/spl times/10 Gb/s parallel optical-fiber link , 2003 .

[12]  K. Giboney,et al.  Parallel-optical interconnects >100 gb/s , 2004, Journal of Lightwave Technology.

[13]  J. Cunningham,et al.  A 36-channel parallel optical interconnect module based on optoelectronics-on-VLSI technology , 2003 .

[14]  P. Kapur,et al.  Power comparison between high-speed electrical and optical interconnects for interchip communication , 2004, Journal of Lightwave Technology.

[15]  E. Towe,et al.  Scanning the issue - Special issue on optical interconnections for digital systems , 2000, Proc. IEEE.

[16]  Sung Min Park,et al.  Low-crosstalk 10-Gb/s flip-chip array module for parallel optical interconnects , 2005 .

[17]  Anand M Pappu,et al.  Analysis of intrachip electrical and optical fanout. , 2005, Applied optics.