A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier

Networks-on-chip (NoC) are very efficient for point-to-point communication but are also known to provide poor broadcast and multicast performance. In this paper, we propose a triple hybrid interconnect for many-cores, consisting of a reconfigurable mesh network and a wormhole routed NoC for data communication, and a barrier network for synchronization. On an FPGA many-core prototype comprising up to 30 Microblaze soft cores we show that the reconfigurable mesh network excels for multicast and broadcast operations, while the NoC performs better for larger messages and more dynamic workloads. Experiments with a parallel Jacobi algorithm demonstrate that the combined use of all three networks delivers the highest performance.

[1]  Avinoam Kolodny,et al.  Best of both worlds: A bus enhanced NoC (BENoC) , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[2]  Gurindar S. Sohi,et al.  Characterizing and predicting value degree of use , 2002, MICRO.

[3]  Marco Platzner,et al.  A Many-Core Implementation Based on the Reconfigurable Mesh Model , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[4]  Arun Janarthanan,et al.  MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[5]  Bill Lin,et al.  Design and implementation of high-speed symmetric crossbar schedulers , 1999, 1999 IEEE International Conference on Communications (Cat. No. 99CH36311).

[6]  Axel Jantsch,et al.  Interconnect-Centric Design for Advanced SOC and NOC , 2010 .

[7]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[8]  Marco Platzner,et al.  ARMLang: A language and compiler for programming reconfigurable mesh many-cores , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[9]  Jens Sparsø,et al.  ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[10]  Massoud Pedram,et al.  An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[11]  Allen R. Hanson,et al.  The image understanding architecture , 1987, International Journal of Computer Vision.

[12]  Dionysios I. Reisis,et al.  Parallel Computations on Reconfigurable Meshes , 1993, IEEE Trans. Computers.

[13]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .