A 40–67GHz power amplifier with 13dBm PSAT and 16% PAE in 28 nm CMOS LP

A design methodology for interstage and output matching networks for wide-band Power Amplifiers for wireless applications is proposed. Leveraging wideband inductively coupled resonators, we apply Norton transformations for impedance matching. A two-stage differential PA with neutralized common source stages has been realized in 28 nm CMOS using low-power devices. The PA delivers 13 dBm saturated output power over 40-67GHz bandwidth with a peak power-added efficiency of 16% without power combining. To the best of author's knowledge, the presented PA shows state-of-the art performances with the largest fractional bandwidth among mm-wave PAs reported so far.

[1]  Toshiya Mitomo,et al.  A 55–67GHz power amplifier with 13.6% PAE in 65 nm standard CMOS , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  John R. Long,et al.  A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply , 2010, IEEE Journal of Solid-State Circuits.

[3]  M. Tiebout,et al.  Analysis and Design of an Integrated Notch Filter for the Rejection of Interference in UWB Systems , 2009, IEEE Journal of Solid-State Circuits.

[4]  Hua Wang,et al.  A 5.2-to-13GHz class-AB CMOS power amplifier with a 25.2dBm peak output power at 21.6% PAE , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Laurent Dussopt,et al.  A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications , 2011, IEEE Journal of Solid-State Circuits.

[6]  Herbert Zirath,et al.  A broadband differential cascode power amplifier in 45 nm CMOS for high-speed 60 GHz system-on-chip , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Fred J. Taylor,et al.  Electronic filter design handbook , 1981 .