A high performance, hybrid wave-pipelined linear feedback shift register with skew tolerant clocks

Clock skew and clock distribution are increasingly becoming a major design concern in synchronous pipelined systems. We present a novel high-speed hybrid wave-pipelined linear feedback shift register that manages clock skew by permitting the clock to travel with its associated data through the pipeline. The wave-pipelined clock has a skew 8.34 times lower than that of a buffered clock and is 1.2 times faster.

[1]  D. Boning,et al.  Technology scaling impact of variation on clock skew and interconnect delay , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[2]  José G. Delgado-Frias,et al.  A hybrid wave pipelined network router , 2002 .

[3]  M. A. Bahie-Eldin,et al.  Complexity measure of encryption keys used for securing computer networks , 1998, Proceedings 14th Annual Computer Security Applications Conference (Cat. No.98EX217).

[4]  Wentai Liu,et al.  Wave Pipelining: Theory and CMOS Implementation , 1993 .

[5]  Diana Marculescu,et al.  Power and performance evaluation of globally asynchronous locally synchronous processors , 2002, ISCA.

[6]  Mark Goresky,et al.  Fibonacci and Galois representations of feedback-with-carry shift registers , 2002, IEEE Trans. Inf. Theory.

[7]  Peter Alfke,et al.  Linear Feedback Shift Registers in Virtex Devices , 2001 .

[8]  Narayanan Vijaykrishnan,et al.  Clock power issues in system-on-a-chip designs , 1999, Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm.

[9]  天野 英晴.  J. L. Hennessy and D. A. Patterson: Computer Architecture: A Quantitative Approach, Morgan Kaufmann (1990)(20世紀の名著名論) , 2003 .

[10]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Youhua Shi,et al.  Multiple test set generation method for LFSR-based BIST , 2003, ASP-DAC '03.

[12]  José G. Delgado-Frias,et al.  A wave-pipelined CMOS associate router for communication switches , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[13]  Paris Kitsos,et al.  A reconfigurable linear feedback shift register (LFSR) for the Bluetooth system , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[14]  Wayne P. Burleson,et al.  Wave-pipelining: is it practical? , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[15]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[16]  Sying-Jyan Wang,et al.  A reseeding technique for LFSR-based BIST applications , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..