An 8.3-GHz dual-modulus divide-by-31/32 prescaler using enhanced phase switching
暂无分享,去创建一个
[1] Kwok-Keung M. Cheng,et al. Ultra low power 2.4-GHz 0.35-/spl mu/m CMOS dual-modulus prescaler design , 2006 .
[2] M. Yoneyama,et al. A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-/spl mu/m GaAs MESFETs , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.
[3] Dhanistha Panyasak,et al. Circuits , 1995, Annals of the New York Academy of Sciences.
[4] Edgar Sanchez-Sinencio,et al. CMOS Pll Synthesizers: Analysis and Design , 2004 .
[5] Yang Xiao,et al. Asymptotical keep-best Cache Replacement Policy for Wireless Data Access , 2006, 2006 IEEE International Conference on Communications.
[6] Behzad Razavi,et al. Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.
[7] N. Krishnapura,et al. A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS , 2000, IEEE Journal of Solid-State Circuits.
[8] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .
[9] Solid-state circuits conference scheduled for February 9–11 , 1965, IEEE Spectrum.
[10] S. Okwit,et al. ON SOLID-STATE CIRCUITS. , 1963 .
[11] Tina Quach,et al. Radio Frequency Integrated Circuits (RFIC) Symposium , 2005, Radio Frequency Integrated Circuits Symposium.
[12] Kiat Seng Yeo,et al. Low power high-speed CMOS dual-modulus prescaler design with imbalanced phase-switching technique , 2005 .