SI-aware layout and equalizer design to enhance performance of high-speed links in blade servers
暂无分享,去创建一个
[1] Joungho Kim,et al. A compact, low-cost, and wide-band passive equalizer design using multi-layer PCB parasitics , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.
[2] Wei-Da Guo,et al. Design of Wideband Impedance Matching for Through-Hole Via Transition Using Ellipse-Shaped Anti-Pad , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.
[3] J.E. Jaussi,et al. Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.
[4] H. Tohya,et al. Resonance stub effect in a transition from a through via hole to a stripline in multilayer PCBs , 2003, IEEE Microwave and Wireless Components Letters.
[5] Ruey-Beei Wu,et al. Fast Methodology for Determining Eye Diagram Characteristics of Lossy Transmission Lines , 2009, IEEE Transactions on Advanced Packaging.
[6] Stephen H. Hall,et al. Advanced Signal Integrity for High-Speed Digital Designs , 2009 .
[7] Sangwook Han,et al. Impact of pad de-embedding on the extraction of interconnect parameters , 2006, 2006 IEEE International Conference on Microelectronic Test Structures.
[8] Wei-Da Guo,et al. Reflection Enhanced Compensation of Lossy Traces for Best Eye-Diagram Improvement Using High-Impedance Mismatch , 2008, IEEE Transactions on Advanced Packaging.
[9] Wansoo Nah,et al. Pad shape effects on high frequency signal transfer characteristics , 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium.