An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets

A layout structure to avoid upsets due to Multiple Cell Upsets (MCUs) is proposed for rad-hard dual-modular Flip-Flops (FFs) called BCDMR (Bistable Cross-coupled Dual-Modular Redundancy) by separating critical components. We have fabricated a 65 nm chip including 30 kbit dual-modular FF arrays on twin-well and triple-well structures. High-energy broad-spectrum neutron irradiations reveal that no soft error is observed up to 100 MHz in the twin-well, but some errors are observed in the triple well. The triple-well structure is sensitive to MCUs because the p-well potential can be easily elevated.

[1]  Shigetaka Kumashiro,et al.  Measurement of neutron-induced single event transient pulse width narrower than 100ps , 2010, 2010 IEEE International Reliability Physics Symposium.

[2]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[3]  Onodera Hidetoshi,et al.  A 65nm Bistable Cross-coupled Dual Modular Redundancy Flip-Flop Capable of Protecting Soft Errors on the C-element , 2010 .

[4]  Keiji Takahisa,et al.  SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET , 2010, 2010 IEEE International Reliability Physics Symposium.

[5]  Kazutoshi Kobayashi,et al.  Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking , 2011, 2011 International Reliability Physics Symposium.

[6]  S. S. Chung,et al.  Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[8]  G Hubert,et al.  Simulation of Single and Multi-Node Collection: Impact on SEU Occurrence in Nanometric SRAM Cells , 2011, IEEE Transactions on Nuclear Science.

[9]  D. S. Walsh,et al.  SEU-sensitive volumes in bulk and SOI SRAMs from first-principles calculations and experiments , 2001 .

[10]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[11]  B. Narasimham,et al.  Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[12]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  peixiong zhao,et al.  Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.

[14]  C. Slayman,et al.  Theoretical Correlation of Broad Spectrum Neutron Sources for Accelerated Soft Error Testing , 2010, IEEE Transactions on Nuclear Science.